The power to the LMG1210 can be supplied either through the LDO or the LDO can be bypassed and 5 V can be supplied directly. The maximum input voltage to the LDO of the LMG1210 is specified in the electrical characteristics table. The minimum input voltage of the LDO is set by the minimum drop-out of the LDO at the operational current. The dropout at max current is specified in the electrical characteristics table, but a lower dropout can be used in a lower-current application. A local bypass capacitor must be placed between the V_IN and V_SS pins, and the V_DD and V_SS pins. This capacitor must be placed as close as possible to the device. TI recommends a low-ESR, ceramic, surface-mount capacitor. TI also recommends using 2 capacitors across V_DD and V_SS pin: a 100 nF ceramic surface-mount capacitor for high frequency filtering placed very close to V_DD and V_SS pin, and another surface-mount capacitor, 220 nF to 10 μF, for IC bias requirement. The V_IN and V_SS capacitor can be removed if the LDO is bypassed.