ZHCSL64D april 2019 – may 2023 TPS7H4001-SP
PRODMIX
- 1
- 1 特性
- 2 应用
- 3 说明
- 4 Revision History
- 5 Device Options Table
- 6 Pin Configuration and Functions
-
7 Specifications
- 7.1 Absolute Maximum Ratings
- 7.2 ESD Ratings
- 7.3 Recommended Operating Conditions
- 7.4 Thermal Information
- 7.5 Electrical Characteristics - All Devices
- 7.6 Electrical Characteristics: CDFP and KGD Options
- 7.7 Electrical Characteristics: HTSSOP (SHP) Option
- 7.8 Electrical Characteristics: HTSSOP (QMLP) Option
- 7.9 Quality Conformance Inspection
- 7.10 Typical Characteristics
-
8 Detailed Description
- 8.1 Overview
- 8.2 Functional Block Diagram
- 8.3
Feature Description
- 8.3.1 VIN and Power VIN Pins (VIN and PVIN)
- 8.3.2 Voltage Reference
- 8.3.3 Adjusting the Output Voltage
- 8.3.4 Safe Start-Up Into Prebiased Outputs
- 8.3.5 Error Amplifier
- 8.3.6 Enable and Adjust UVLO
- 8.3.7 Adjustable Switching Frequency and Synchronization (SYNC)
- 8.3.8 Soft-Start (SS/TR)
- 8.3.9 Power Good (PWRGD)
- 8.3.10 Sequencing
- 8.3.11 Output Overvoltage Protection (OVP)
- 8.3.12 Overcurrent Protection
- 8.3.13 Thermal Shutdown
- 8.3.14 Turn-On Behavior
- 8.3.15 Slope Compensation
- 8.3.16 Small Signal Model for Frequency Compensation
- 8.4 Device Functional Modes
-
9 Application and Implementation
- 9.1 Application Information
- 9.2
Typical Application
- 9.2.1 Design Requirements
- 9.2.2
Detailed Design Procedure
- 9.2.2.1 Operating Frequency
- 9.2.2.2 Output Inductor Selection
- 9.2.2.3 Output Capacitor Selection
- 9.2.2.4 Input Capacitor Selection
- 9.2.2.5 Soft-Start Capacitor Selection
- 9.2.2.6 Undervoltage Lockout (UVLO) Set Point
- 9.2.2.7 Output Voltage Feedback Resistor Selection
- 9.2.2.8 Compensation Component Selection
- 9.2.3 Parallel Operation
- 9.2.4 Application Curve
- 9.3 Power Supply Recommendations
- 9.4 Layout
- 10Device and Documentation Support
- 11Mechanical, Packaging, and Orderable Information
8.3.15.1 Slope Compensation Requirements
All the design parameters are relevant when configuring the slope compensation. The first requirement is that the inductor peak current ILpeak must be less than the compensated maximum high side FET current, ILmax as shown in Equation 12.
ILpeak can be calculated as shown in Equation 13, where KL relates Iripple the inductor ripple current, to IO the output current, as shown in Equation 14.
ILmax is defined as the difference between the high side current limit specified in the Electrical Characteristics, and the change in current due to the ramp, ISC as shown in Equation 15. ISC can be calculated using Equation 16, where tON is the on time for the high side FET. tON depends on the switching frequency and is related to the duty cycle as shown in Equation 17.
The last requirement related to the slope compensation is related to the maximum value for KL depending on the SC value selected so that the desired IO can be supported. In other words, the maximum value for KL such that ILpeak is less than ILmax. By substituting Equation 16 and Equation 17 into the combinations of Equation 13 and Equation 15, the equation for the maximum value for KL can be derived as shown in Equation 18.
