ZHCSLO9F July   2020  – July 2024 TMUX7208 , TMUX7209

PRODUCTION DATA  

  1.   1
  2. 1 特性
  3. 2 应用
  4. 3 说明
  5. 4 Device Comparison Table
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Thermal Information
    4. 6.4  Recommended Operating Conditions
    5. 6.5  Source or Drain Continuous Current
    6. 6.6  ±15 V Dual Supply: Electrical Characteristics 
    7. 6.7  ±15 V Dual Supply: Switching Characteristics 
    8. 6.8  ±20 V Dual Supply: Electrical Characteristics
    9. 6.9  ±20 V Dual Supply: Switching Characteristics
    10. 6.10 44 V Single Supply: Electrical Characteristics 
    11. 6.11 44 V Single Supply: Switching Characteristics 
    12. 6.12 12 V Single Supply: Electrical Characteristics 
    13. 6.13 12 V Single Supply: Switching Characteristics 
    14. 6.14 Typical Characteristics
  8. 7 Parameter Measurement Information
    1. 7.1  On-Resistance
    2. 7.2  Off-Leakage Current
    3. 7.3  On-Leakage Current
    4. 7.4  Transition Time
    5. 7.5  tON(EN) and tOFF(EN)
    6. 7.6  Break-Before-Make
    7. 7.7  tON (VDD) Time
    8. 7.8  Propagation Delay
    9. 7.9  Charge Injection
    10. 7.10 Off Isolation
    11. 7.11 Crosstalk
    12. 7.12 Bandwidth
    13. 7.13 THD + Noise
    14. 7.14 Power Supply Rejection Ratio (PSRR)
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Bidirectional Operation
      2. 8.3.2 Rail-to-Rail Operation
      3. 8.3.3 1.8V Logic Compatible Inputs
      4. 8.3.4 Integrated Pull-Down Resistor on Logic Pins
      5. 8.3.5 Fail-Safe Logic
      6. 8.3.6 Latch-Up Immune
      7. 8.3.7 Ultra-Low Charge Injection
    4. 8.4 Device Functional Modes
    5. 8.5 Truth Tables
  10. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curve
    3. 9.3 Power Supply Recommendations
    4. 9.4 Layout
      1. 9.4.1 Layout Guidelines
      2. 9.4.2 Layout Example
  11. 10Device and Documentation Support
    1. 10.1 Documentation Support
      1. 10.1.1 Related Documentation
    2. 10.2 接收文档更新通知
    3. 10.3 支持资源
    4. 10.4 Trademarks
    5. 10.5 静电放电警告
    6. 10.6 术语表
  12. 11Revision History
  13. 12Mechanical, Packaging, and Orderable Information

6.6 ±15 V Dual Supply: Electrical Characteristics 

VDD = +15 V ± 10%, VSS = –15 V ±10%, GND = 0 V (unless otherwise noted) 
Typical at VDD = +15 V, VSS = –15 V, TA = 25℃  (unless otherwise noted)
PARAMETER TEST CONDITIONS TA MIN TYP MAX UNIT
ANALOG SWITCH
RON On-resistance VS = –10 V to +10 V
ID = –10 mA
Refer to On-Resistance		 25°C 4 5.9 Ω
–40°C to +85°C 7.4 Ω
–40°C to +125°C 8.7 Ω
ΔRON On-resistance mismatch between channels VS = –10 V to +10 V
ID = –10 mA
​​​​​​​Refer to On-Resistance		 25°C 0.2 0.7 Ω
–40°C to +85°C 0.8 Ω
–40°C to +125°C 0.9 Ω
RON FLAT On-resistance flatness VS = –10 V to +10 V
IS = –10 mA
​​​​​​​Refer to On-Resistance		 25°C 0.4 1.5 Ω
–40°C to +85°C 1.7 Ω
–40°C to +125°C 1.8 Ω
RON DRIFT On-resistance drift VS = 0 V, IS = –10 mA
​​​​​​​Refer to On-Resistance		 –40°C to +125°C 0.02 Ω/°C
IS(OFF) Source off leakage current(1) VDD = 16.5 V, VSS = –16.5 V
Switch state is off
VS = +10 V / –10 V
VD = –10 V / + 10 V
Refer to Section 7.2		 25°C –0.4 0.04 0.4 nA
–40°C to +85°C –1 1 nA
–40°C to +125°C –5 5 nA
ID(OFF) Drain off leakage current(1) VDD = 16.5 V, VSS = –16.5 V
Switch state is off
VS = +10 V / –10 V
VD = –10 V / + 10 V
Refer to Section 7.2		 25°C –0.4 0.04 0.4 nA
–40°C to +85°C –6 6 nA
–40°C to +125°C –42 42 nA
IS(ON)
ID(ON)		 Channel on leakage current(2) VDD = 16.5 V, VSS = –16.5 V
Switch state is on
VS = VD = ±10 V
Refer to Section 7.3		 25°C –0.4 0.04 0.4 nA
–40°C to +85°C –5 5 nA
–40°C to +125°C –40 40 nA
LOGIC INPUTS (EN, A0, A1, A2)
VIH Logic voltage high –40°C to +125°C 1.3 44 V
VIL Logic voltage low –40°C to +125°C 0 0.8 V
IIH  Input leakage current –40°C to +125°C 0.4 2 µA
IIL Input leakage current –40°C to +125°C –0.1 –0.005 µA
CIN Logic input capacitance –40°C to +125°C 3.5 pF
POWER SUPPLY
IDD VDD supply current VDD = 16.5 V, VSS = –16.5 V
Logic inputs = 0 V, 5 V, or VDD		 25°C 35 57 µA
–40°C to +85°C 60 µA
–40°C to +125°C 75 µA
ISS VSS supply current VDD = 16.5 V, VSS = –16.5 V
Logic inputs = 0 V, 5 V, or VDD		 25°C 3 14 µA
–40°C to +85°C 15 µA
–40°C to +125°C 22 µA
(1) When VS is positive, VD is negative, or when VS is negative, VD is positive.
(2) When VS is at a voltage potential, VD is floating, or when VD is at a voltage potential, VS is floating.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |