ZHCSMD3C June 2020 – August 2022 BQ25792
PRODUCTION DATA
The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on SCL line is LOW. One clock pulse is generated for each data bit transferred.