The ADS131B04-Q1 incorporates a global-chop mode option to reduce offset error and offset drift inherent to the device resulting from mismatch in the internal circuitry to very low levels. When global-chop mode is enabled by setting the GC_EN bit in the GLOBAL_CHOP_CFG register, the device uses the conversion results from two consecutive internal conversions taken with opposite input polarity to cancel the device offset voltage. Conversion n is taken with normal input polarity. The device then reverses the internal input polarity for conversion n + 1. The average of two consecutive conversions (n and n + 1, n + 1 and n + 2, and so on) yields the final offset compensated result.

Figure 8-12 shows a block diagram of the global-chop mode implementation. The combined PGA and ADC internal offset voltage is modeled as V_OFS. Only this device inherent offset voltage is reduced by global-chop mode. Offset in the external circuitry connected to the analog inputs is not affected by global-chop mode.

Figure 8-12 Global-Chop Mode Implementation

The conversion period in global-chop mode differs from the conversion time when global-chop mode is disabled (t_DATA = OSR × t_MOD). Figure 8-13 shows the conversion timing for an ADC channel using global-chop mode.

Figure 8-13 Conversion Timing With Global-Chop Mode Enabled

Every time the device swaps the input polarity, the digital filter is reset. The ADC then always takes three internal conversions to produce one settled global-chop conversion result.

The ADS131B04-Q1 provides a programmable delay (t_{GC_DLY}) between the end of the previous conversion period and the beginning of the subsequent conversion period after the input polarity is swapped. This delay allows for external input circuitry to settle because the chopping switches interface directly with the analog inputs. The GC_DLY[3:0] bits in the GLOBAL_CHOP_CFG register configure the delay after chopping the inputs. The global-chop delay is selected in terms of modulator clock periods from 2 to 65,536 × t_MOD.

The effective conversion period in global-chop mode follows Equation 6. A DRDY falling edge is generated each time a new global-chop conversion becomes available to the host.

The conversion process of all ADC channels in global-chop mode is restarted in the following two conditions so that all channels start sampling at the same time:

• Falling edge of SYNC/RESET pin
• Change of OSR setting

The conversion period of the first conversion after the ADC channels are reset is considerably longer than the conversion period of all subsequent conversions mentioned in Equation 6, because the device first must perform two fully settled internal conversions with the input polarity swapped. The conversion period for the first conversion in global-chop mode follows Equation 7.

Using global-chop mode reduces the ADC noise shown in Table 7-1 at a given OSR by a factor of √2 because two consecutive internal conversions are averaged to yield one global-chop conversion result. The dc test signal cannot be measured in global-chop mode.