ZHCSMZ6B December   2020  – July 2022 ADC3664

PRODUCTION DATA  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics - Power Consumption
    6. 6.6 Electrical Characteristics - DC Specifications
    7. 6.7 Electrical Characteristics - AC Specifications
    8. 6.8 Timing Requirements
    9. 6.9 Typical Characteristics
  7. 7 Parameter Measurement Information
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Analog Input
        1. 8.3.1.1 Analog Input Bandwidth
        2. 8.3.1.2 Analog Front End Design
          1. 8.3.1.2.1 Sampling Glitch Filter Design
          2. 8.3.1.2.2 Analog Input Termination and DC Bias
            1. 8.3.1.2.2.1 AC-Coupling
            2. 8.3.1.2.2.2 DC-Coupling
      2. 8.3.2 Clock Input
        1. 8.3.2.1 Single Ended vs Differential Clock Input
      3. 8.3.3 Voltage Reference
        1. 8.3.3.1 Internal voltage reference
        2. 8.3.3.2 External voltage reference (VREF)
        3. 8.3.3.3 External voltage reference with internal buffer (REFBUF)
      4. 8.3.4 Digital Down Converter
        1. 8.3.4.1 DDC MUX
        2. 8.3.4.2 Digital Filter Operation
        3. 8.3.4.3 FS/4 Mixing with Real Output
        4. 8.3.4.4 Numerically Controlled Oscillator (NCO) and Digital Mixer
        5. 8.3.4.5 Decimation Filter
        6. 8.3.4.6 SYNC
        7. 8.3.4.7 Output Formatting with Decimation
      5. 8.3.5 Digital Interface
        1. 8.3.5.1 Output Formatter
        2. 8.3.5.2 Output Bit Mapper
        3. 8.3.5.3 Output Interface/Mode Configuration
          1. 8.3.5.3.1 Configuration Example
        4. 8.3.5.4 Output Data Format
      6. 8.3.6 Test Pattern
    4. 8.4 Device Functional Modes
      1. 8.4.1 Normal operation
      2. 8.4.2 Power Down Options
    5. 8.5 Programming
      1. 8.5.1 Configuration using PINs only
      2. 8.5.2 Configuration using the SPI interface
        1. 8.5.2.1 Register Write
        2. 8.5.2.2 Register Read
    6. 8.6 Register Maps
      1. 8.6.1 Detailed Register Description
  9. 9 Application Information Disclaimer
    1. 9.1 Typical Application
      1. 9.1.1 Design Requirements
      2. 9.1.2 Detailed Design Procedure
        1. 9.1.2.1 Input Signal Path
        2. 9.1.2.2 Sampling Clock
        3. 9.1.2.3 Voltage Reference
      3. 9.1.3 Application Curves
    2. 9.2 Initialization Set Up
      1. 9.2.1 Register Initialization During Operation
    3. 9.3 Power Supply Recommendations
    4. 9.4 Layout
      1. 9.4.1 Layout Guidelines
      2. 9.4.2 Layout Example
  10. 10Device and Documentation Support
    1. 10.1 接收文档更新通知
    2. 10.2 支持资源
    3. 10.3 Trademarks
    4. 10.4 Electrostatic Discharge Caution
    5. 10.5 术语表
  11. 11Mechanical, Packaging, and Orderable Information

6.9 Typical Characteristics

Typical values at TA = 25 °C, ADC sampling rate = 125 MSPS, AIN = –1 dBFS differential input, AVDD = IOVDD = 1.8 V, external 1.6 V voltage reference, unless otherwise noted.

SNR = 77.5 dBFS, HD2,3 = 85 dBc, Non HD23 = 92 dBFS
Figure 6-1 Single Tone FFT at FIN = 5 MHz
AIN = -20 dBFS, SNR = 78.9 dBFS, HD2,3 = 78 dBc, Non HD23 = 102 dBFS
Figure 6-3 Single Tone FFT at FIN = 10 MHz
SNR = 75.5 dBFS, HD2,3 = 77 dBc, Non HD23 = 85 dBFS
Figure 6-5 Single Tone FFT at FIN = 70 MHz
SNR = 71.0 dBFS, HD2,3 = 73 dBc, Non HD23 = 90 dBFS
Figure 6-7 Single Tone FFT at FIN = 150 MHz
AIN = -7 dBFS/tone, IMD3 = 88 dBc
Figure 6-9 Two Tone FFT at FIN = 10/12 MHz
AIN = -7 dBFS/tone, IMD3 = 85 dBc
Figure 6-11 Two Tone FFT at FIN = 90/92 MHz
Figure 6-13 AC Performance vs Input Frequency
FIN = 5 MHz
Figure 6-15 SNR, SFDR vs Input Amplitude
FIN = 5 MHz
Figure 6-17 AC Performance vs Sampling Rate
FIN = 70 MHz (SE = single ended)
Figure 6-19 AC Performance vs Clock Amplitude
FIN = 5 MHz
Figure 6-21 AC Performance vs VCM vs Temperature
FIN = 5 MHz
Figure 6-23 INL vs Code
Figure 6-25 DC Offset Histogram
FIN = 5 MHz
Figure 6-27 Power Consumption vs Sampling Rate
FIN = 5 MHz, Complex Decimation by 32
Figure 6-29 Power Consumption vs Output Interface
SNR = 77.5 dBFS, HD2,3 = 78 dBc, Non HD23 = 93 dBFS
Figure 6-2 Single Tone FFT at FIN = 10 MHz
SNR = 76.9 dBFS, HD2,3 = 78 dBc, Non HD23 = 94 dBFS
Figure 6-4 Single Tone FFT at FIN = 40 MHz
AIN = -20 dBFS, SNR = 77.5 dBFS, HD2,3 = 77 dBc, Non HD23 = 98 dBFS
Figure 6-6 Single Tone FFT at FIN = 70 MHz
SNR = 69.5 dBFS, HD2,3 = 61 dBc, Non HD23 = 78 dBc
Figure 6-8 Single Tone FFT at FIN = 190 MHz
AIN = -20 dBFS/tone, IMD3 = 85 dBc
Figure 6-10 Two Tone FFT at FIN = 10/12 MHz
AIN = -20 dBFS/tone, IMD3 = 80 dBc
Figure 6-12 Two Tone FFT at FIN = 90/92 MHz
Figure 6-14 ENOB vs Input Frequency
FIN = 70 MHz
Figure 6-16 AC Performance vs Input Amplitude
FIN = 5 MHz (SE = single ended)
Figure 6-18 AC Performance vs Clock Amplitude
FIN = 5 MHz
Figure 6-20 AC Performance vs AVDD
Figure 6-22 Isolation vs Input Frequency
FIN = 5 MHz
Figure 6-24 DNL vs Code
Pulse Input = 1 MHz
Figure 6-26 Pulse Response
FIN = 5 MHz, 2-wire
Figure 6-28 Power Consumption vs Decimation
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |