ZHCSN67N July   1997  – April 2021 SN55LVDS31 , SN65LVDS31 , SN65LVDS3487 , SN65LVDS9638

PRODUCTION DATA  

  1. 特性
  2. 应用
  3. 说明
  4. Revision History
  5. 说明(续)
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings (1)
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics: SN55LVDS31
    6. 7.6 Electrical Characteristics: SN65LVDSxxxx
    7. 7.7 Switching Characteristics: SN55LVDS31
    8. 7.8 Switching Characteristics: SN65LVDSxxxx
    9. 7.9 Typical Characteristics
      1. 7.9.1 17
  8. Parameter Measurement Information
    1. 8.1 19
  9. Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Driver Disabled Output
      2. 9.3.2 NC Pins
      3. 9.3.3 Unused Enable Pins
      4. 9.3.4 Driver Equivalent Schematics
    4. 9.4 Device Functional Modes
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Application
      1. 10.2.1 Point-to-Point Communications
        1. 10.2.1.1 Design Requirements
        2. 10.2.1.2 Detailed Design Procedure
          1. 10.2.1.2.1 Driver Supply Voltage
          2. 10.2.1.2.2 Driver Bypass Capacitance
          3. 10.2.1.2.3 Driver Output Voltage
          4. 10.2.1.2.4 Interconnecting Media
          5. 10.2.1.2.5 PCB Transmission Lines
          6. 10.2.1.2.6 Termination Resistor
          7. 10.2.1.2.7 Driver NC Pins
        3. 10.2.1.3 Application Curve
      2. 10.2.2 Multidrop Communications
        1. 10.2.2.1 Design Requirements
        2. 10.2.2.2 Detailed Design Procedure
          1. 10.2.2.2.1 Interconnecting Media
        3. 10.2.2.3 Application Curve
  11. 11Power Supply Recommendations
    1. 11.1 49
  12. 12Layout
    1. 12.1 Layout Guidelines
      1. 12.1.1 Microstrip vs. Stripline Topologies
      2. 12.1.2 Dielectric Type and Board Construction
      3. 12.1.3 Recommended Stack Layout
      4. 12.1.4 Separation Between Traces
      5. 12.1.5 Crosstalk and Ground Bounce Minimization
    2. 12.2 Layout Example
  13. 13Device and Documentation Support
    1. 13.1 Device Support
      1. 13.1.1 Other LVDS Products
    2. 13.2 Documentation Support
      1. 13.2.1 Related Information
      2. 13.2.2 接收文档更新通知
      3. 13.2.3 Related Links
    3. 13.3 支持资源
    4. 13.4 Trademarks
    5. 13.5 静电放电警告
    6. 13.6 术语表
  14. 14Mechanical, Packaging, and Orderable Information

Switching Characteristics: SN55LVDS31

over recommended operating conditions (unless otherwise noted)
PARAMETERTEST CONDITIONSMINTYP#IDTBL13-FTN1MAXUNIT
tPLHPropagation delay time, low-to-high-level outputRL = 100 Ω, CL = 10 pF
See GUID-B3B7DE98-2A05-4F92-8965-472782070600.html#SLLS2619641
0.51.44ns
tPHLPropagation delay time, high-to-low-level output11.74.5ns
trDifferential output signal rise time (20% to 80%)0.40.51ns
tfDifferential output signal fall time (80% to 20%)0.40.51ns
tsk(p)Pulse skew (|tPHL – tPLH|)0.30.6ns
tsk(o)Channel-to-channel output skew#IDTBL13-FTN20.30.6ns
tPZHPropagation delay time, high-impedance-to-high-level outputSee GUID-B3B7DE98-2A05-4F92-8965-472782070600.html#SLLS26152305.415ns
tPZLPropagation delay time, high-impedance-to-low-level output2.515ns
tPHZPropagation delay time, high-level-to-high-impedance output8.117ns
tPLZPropagation delay time, low-level-to-high-impedance output7.315ns
All typical values are at TA = 25°C and with VCC = 3.3 V.
tsk(o) is the maximum delay time difference between drivers on the same device.