ZHCSP85D november   2021  – august 2023 TPSI3050-Q1

PRODUCTION DATA  

  1.   1
  2. 1 特性
  3. 2 应用
  4. 3 说明
  5. 4 Revision History
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Power Ratings
    6. 6.6  Insulation Specifications
    7. 6.7  Safety-Related Certifications
    8. 6.8  Safety Limiting Values
    9. 6.9  Electrical Characteristics
    10. 6.10 Switching Characteristics
    11. 6.11 Insulation Characteristic Curves
    12. 6.12 Typical Characteristics
  8. 7 Parameter Measurement Information
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Transmission of the Enable State
      2. 8.3.2 Power Transmission
      3. 8.3.3 Gate Driver
      4. 8.3.4 Modes Overview
      5. 8.3.5 Three-Wire Mode
      6. 8.3.6 Two-Wire Mode
      7. 8.3.7 VDDP, VDDH, and VDDM Undervoltage Lockout (UVLO)
      8. 8.3.8 Power Supply and EN Sequencing
      9. 8.3.9 Thermal Shutdown
    4. 8.4 Device Functional Modes
  10. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Two-Wire or Three-Wire Mode Selection
        2. 9.2.2.2 Standard Enable, One-Shot Enable
        3. 9.2.2.3 CDIV1, CDIV2 Capacitance
        4. 9.2.2.4 RPXFR Selection
        5. 9.2.2.5 CVDDP Capacitance
        6. 9.2.2.6 Gate Driver Output Resistor
        7. 9.2.2.7 Start-up Time and Recovery Time
        8. 9.2.2.8 Supplying Auxiliary Current, IAUX From VDDM
        9. 9.2.2.9 VDDM Ripple Voltage
      3. 9.2.3 Application Curves
      4. 9.2.4 Insulation Lifetime
    3. 9.3 Power Supply Recommendations
    4. 9.4 Layout
      1. 9.4.1 Layout Guidelines
      2. 9.4.2 Layout Example
  11. 10Device and Documentation Support
    1. 10.1 Related Links
    2. 10.2 接收文档更新通知
    3. 10.3 支持资源
    4. 10.4 Trademarks
    5. 10.5 静电放电警告
    6. 10.6 术语表
  12. 11Mechanical, Packaging, and Orderable Information

8.4 Device Functional Modes

Table 8-3 summarizes the functional modes for the TPSI3050-Q1 and TPSI3050S-Q1.

Table 8-3 TPSI3050-Q1, TPSI3050S-Q1 Device Functional Modes
VDDP(6)VDDHEN(6)VDRVCOMMENTS
Powered up(2)Powered up(4)LLTPSI3050-Q1 normal operation:
VDRV output state assumes logic state of EN logic state.
HH
L L TPSI3050S-Q1 normal operation (three-wire mode only):
rising edge of EN causes VDRV to be singly pulsed high. EN must be asserted low first to assert another pulse.
L → HL → H → L
Powered down(3)Powered down(5)X(1)LDisabled operation:
VDRV output disabled, keep off circuitry applied.
Powered up(2)Powered down(5)X(1)LDisabled operation:
VDRV output disabled, keep off circuitry applied.
Powered down(3)Powered up(4)X(1)LDisabled operation:
when VDDP is powered down, output driver is disabled automatically after timeout, keep off circuitry applied.
(1) X: do not care.
(2) VVDDP ≥ VDDP undervoltage lockout rising threshold, VVDDP_UV_R.
(3) VVDDP < VDDP undervoltage lockout falling threshold, VVDDP_UV_F.
(4) VVDDH ≥ VDDH undervoltage lockout rising threshold, VVDDH_UV_R.
(5) VVDDH < VDDH undervoltage lockout falling threshold, VVDDH_UV_F.
(6) Refer to Power Supply and EN Sequencing for additional information.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |