ZHCUBT9A January 2024 – September 2024
For Sitara AM2x EVMs with more than one Ethernet add-on board connector, each DP83826-EVM-AM2 requires a different EEPROM I2C address and PHY address. The EEPROM A0 and A2 nets, set by pull resistors on the main Sitara AM2x EVM drive the PHY address nets via a FET network implemented on the DP83826-EVM-AM2. Table 2-5 details the multi-connector I2C and PHY addressing scheme implemented on the add-on PHY board.
Connector_# | EEPROM_A2 (connector pin 37) | EEPROM_A1 | EEPROM_A0 (connector pin 47) | I2C Address | DP83826 PHY Address | |||
---|---|---|---|---|---|---|---|---|
Pull | A2 | Pull | A1 | Pull | A0 | |||
CONNECTOR_0 | GND | 0 | VDDIO | 1 | GND | 0 | 0x52 | 3b001 |
CONNECTOR_1 | GND | 0 | VDDIO | 1 | VDDIO | 1 | 0x53 | 3b011 |
CONNECTOR_2 | VDDIO | 1 | VDDIO | 1 | GND | 0 | 0x56 | 3b101 |
CONNECTOR_3 | VDDIO | 1 | VDDIO | 1 | VDDIO | 1 | 0x57 | 3b111 |