

# 用于 2.4-GHz USB 应用的片上系统

#### 特性

- 射频 (RF) 部分
  - 单片 2.4GHz RF 收发器和微控制器 (MCU)
  - 数据速率和调制格式:
    - 2Mbps 高斯频移键控 (GFSK), 320kHz 偏差
    - 2Mbps GFSK, 500kHz 偏差
    - 1Mbps GFSK, 160kHz 偏差
    - 1Mbps GFSK 250kHz 偏差
    - 500kbps 最小频移键控 (MSK)
    - 250kbps GFSK, 160kHz 偏差
    - 250kbps MSK
  - 出色的链路预算,无需外部前端即可实现长距离 通信
  - 高达 4dBm 的可编程输出功率
  - 出色的接收器灵敏度(2Mbps 时为 -88dBm)
  - 适用于符合世界范围内的射频标准的系统: ETSI EN 300 328 和 EN 300 440 2 类(欧洲), FCC CFR47 15 部分(美国), 和ARIB STD-T66(日本)
  - 精确的接收到的信号强度指示器 (RSSI) 功能
- 布局
  - 极少的外部组件
  - 提供参考设计
  - 32 引脚 5mm x 5mm 四方扁平无引线 (QFN)(8 个通用 I/O 引脚)封装
- 低功率
  - 激活模式 RX: 22.5mA
  - 激活模式 TX (0dBm): 27mA
  - 功率模式 1 (4μs 唤醒): 1mA
  - 宽泛的电源电压范围
    - 3.3V 低压降 (LDO) 输出
    - 电源范围: 2V-3.6V
    - USB 5V 稳压器: 4V-5.5V

## 微控制器

- 具有代码预取功能的高性能和低功率 **8051** 微控制器内核
- 32KB 闪存程序内存
- 2KB SRAM
- 支持硬件调试
- 扩展基带自动化,包括自动确认和地址解码
- 外设
  - 全速 USB 2.0
    - 6个端点(端点0和5个输入/输出端点)
    - 用于 **D+** 的内部上拉
    - 5V 至 3.3V 稳压器
  - 强大的两通道 DMA
  - 通用定时器 (1 个 16 位, 2 个 8 位)
  - 无线电定时器,40位
  - 红外 (IR) 生成电路
  - 几个振荡器:
    - 32MHz 晶体振荡器
    - 16MHz RC 振荡器
    - 32MHz RCOSC
  - 具有捕捉功能的 32kHz 睡眠定时器
  - 高级加密标准 (AES) 安全协处理器
  - 通用异步收发器 (UART) / 串行外设接口 (SPI) 串行接口
  - 8 个通用 I/O 引脚(6 x 4mA 和 2 x 20mA 驱 动强度)
  - 安全装置定时器
  - 真随机数生成器

#### 应用范围

- 私有的 2.4 GHz 系统
- 人机接口器件(USB 软件保护器)
- 消费类电子产品



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





这些装置包含有限的内置 ESD 保护。

存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 说明

CC2544 是一款经优化的针对数据速率高达 2Mbps 且使用低物料清单成本制造的 USB 应用的片上系统 (SoC) 解决方案。 CC2544 将处于领先地位的 RF 收发器的出色性能与一个单周期 8051 兼容 CPU, 32KB 系统内可编程闪存存储器, 高达 2KB RAM, 和很多其它功能强大的特性组合在一起。

CC2544 与 CC2541/CC2543/CC2545 兼容。 它采用带有 SPI/UART/USB 接口的 5mm x 5mm QFN32 封装。 供货时, CC2544 带有由德州仪器 (TI) 提供的完整参考设计。

此器件针对无线消费类产品和人机接口器件 (HID) 应用。 CC2544 是 USB 软件加密应用的理想选择。

方框图请见Figure 7。

## **ABSOLUTE MAXIMUM RATINGS(1)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Supply voltage VBUS		-0.3	5.5	V
Supply voltage VDD	All supply pins must have the same voltage	-0.3	≤3.9	V
Voltage on any digital pin		-0.3	≤3.9	V
Input RF level			10	dBm
Storage temperature range		-40	125	°C
ESD <sup>(2)</sup>	All pins, according to human-body model, JEDEC STD 22, method A114 (HBM)			kV
E9D(=)	According to charged-device model, JEDEC STD 22, method C101 (CDM)		750	V

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Operating ambient temperature range, T <sub>A</sub>		-40	85	°C
Operating supply voltage VBUS	Optional to use this regulator	4	5.45	V
Operating supply voltage VDD	All supply pins must have same voltage	2	3.6	V

<sup>(2)</sup> CAUTION: ESD sensitive device. Precautions should be used when handing the device in order to prevent permanent damage.



# **ELECTRICAL CHARACTERISTICS**

Measured on Texas Instruments CC2544EM reference design with  $T_A = 25^{\circ}C$  and VDD = 3.3 V, VBUS tied to 5 V, unless otherwise noted.

<b>PARAMETER</b>	TEST CONDITIONS	MIN	TYP	MAX	UNIT
2 Mbps, GFSK, 320-	kHz Deviation, 0.1% BER			1	
	RX mode, no peripherals active, low MCU activity		22.5		mA
	TX mode, 0-dBm output power, no peripherals active, low MCU activity	27			mA
	TX mode, 4-dBm output power, no peripherals active, low MCU activity		30		mA
	Active mode, 16-MHz RCOSC, Low MCU activity		4		mA
I <sub>core</sub> – Core current consumption	Active mode, 32-MHz clock frequency, low MCU activity	7		mA	
	Power mode 0, CPU clock halted, all peripherals on, no clock division, 32-MHz crystal selected		6		mA
	Power mode 0, CPU clock halted, all peripherals on, clock division at max. (Limits max. speed in peripherals except radio), 32-MHz crystal selected		3.5		mA
	Power mode 1. Digital regulator on; 16-MHz RCOSC and 32-MHz crystal oscillator off; 32.753-kHz RCOSC, POR, BOD, and sleep timer active; RAM and register retention		1		mA
I <sub>peri</sub> – Peripheral	Timer 1 (16-bit). Timer running, 32-MHz XOSC used		90		μΑ
current consumption	Radio timer(40 bit). Timer running, 32-MHz XOSC used		90		μΑ
(Adds to core current I <sub>core</sub> for each	Timer 3 (8-bit). Timer running, 32-MHz XOSC used		60		μΑ
peripheral unit	Timer 4 (8-bit). Timer running, 32-MHz XOSC used		70		μΑ
activated)	Sleep timer. Including 32.753-kHz RCOSC		0.6		μA

## **GENERAL CHARACTERISTICS**

Measured on Texas Instruments CC2544EM reference design with  $T_A = 25^{\circ}C$  and VDD = 3.3 V, VBUS tied to 5 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
WAKE-UP AND TIMING					
Power mode 1 → Active	Digital regulator on, 16-MHz RCOSC and 32-MHz crystal oscillator off. Start-up of 16-MHz RCOSC.		4		μs
Active → TX or RX	Crystal ESR = 16 $\Omega$ . Initially running on 16-MHz RCOSC, with 32-MHz XOSC OFF.		410		μs
	With 32-MHz XOSC initially on.		160		μs
RX/TX turnaround			130		μs
RADIO PART					
RF frequency range	Programmable in 1-MHz steps	2380		2495	MHz
Data rates and modulation formats	2 Mbps, GFSK 320-kHz deviation 2-Mbps, GFSK 500 kHz deviation 1-Mbps, GFSK 160 kHz deviation 1-Mbps, GFSK 250 kHz deviation 500 kbps, MSK 250 kbps, GFSK 160 kHz deviation 250 kbps, MSK				



#### RF RECEIVE SECTION

Measured on Texas Instruments CC2544EM reference design with  $T_A$  = 25°C, VDD = 3.3 V, VBUS tied to 5 V, and  $f_C$  = 2440 MHz, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
2 Mbps, GFSK, 320-kHz D	eviation, 0.1% BER				
Receiver sensitivity			-84		dBm
Saturation <sup>(1)</sup>			0		dBm
Co-channel rejection	Wanted signal at -67 dBm		-15		dB
	±2-MHz offset, wanted signal –67 dBm		<b>-</b> 5		
In hand blooking raination	±4-MHz offset, wanted signal –67 dBm	30			dB
In-band blocking rejection	±6-MHz offset, wanted signal –67 dBm		40		uБ
	>12-MHz offset, wanted signal -67 dBm		42		
	1-MHz resolution. Wanted signal –67 dBm, f < 2 GHz Two exception frequencies with poorer performance		-35		
Out-of-band blocking rejection	1-MHz resolution. Wanted signal –67 dBm, 2 GHz > f < 3 GHz Two exception frequencies with poorer performance		-36		dBm
	1-MHz resolution. Wanted signal –67 dBm, f > 3GHz Two exception frequencies with poorer performance		-12		
Intermodulation	Wanted signal –64 dBm, 1 <sup>st</sup> interferer is CW, 2 <sup>nd</sup> interferer is GFSK-modulated signal. Offsets of interferers are: 6 and 12 MHz 8 and 16 MHz 10 and 20 MHz		-43		dBm
Frequency error tolerance <sup>(2)</sup>	Including both initial tolerance and drift. Limit set to minimum sensitivity of –70dBm, 250K byte payload	-300		300	kHz
Symbol rate error tolerance <sup>(3)</sup>	Limit set to minimum sensitivity of –70 dBm, 250K byte payload	-120		120	ppm
2 Mbps, GFSK, 500-kHz D	eviation, 0.1% BER				
Receiver sensitivity			-88		dBm
Saturation <sup>(1)</sup>			3		dBm
Co-channel rejection	Wanted signal at -67 dBm		-9		dB
	±2-MHz offset, wanted signal –67 dBm		-3		
In-band blocking rejection	±4-MHz offset, wanted signal –67 dBm		33		dB
in band blocking rejection	±6-MHz offset, wanted signal –67 dBm		49		uБ
	>12-MHz offset, wanted signal -67 dBm		40		
Frequency error tolerance (2)	Including both initial tolerance and drift. Sensitivity better than –70 dBm. 250-byte payload	-300		300	kHz
Symbol-rate error tolerance (3)	Sensitivity better than -70 dBm. 250-byte payload	-120		120	ppm
1 Mbps, GFSK, 250-kHz D	eviation, 0.1% BER				
Receiver sensitivity			-91		dBm
Saturation <sup>(1)</sup>			5		dBm
Co-channel rejection	Wanted signal at -67 dBm		-6		dB
	±2-MHz offset, wanted signal –67 dBm		28		
In-band blocking rejection	±4-MHz offset, wanted signal –67 dBm		31		dB
in band blocking rejection	±6-MHz offset, wanted signal –67 dBm		40		uБ
	>12-MHz offset, wanted signal –67 dBm		49		
Frequency error tolerance (2)	Including both initial tolerance and drift. Sensitivity better than –70 dBm. 250-byte payload	-250		250	kHz
Symbol-rate error tolerance <sup>(3)</sup>	Sensitivity better than -70 dBm. 250-byte payload	-80		80	ppm

Difference between center frequency of the received RF signal and local oscillator frequency Difference between incoming symbol rate and the internally generated symbol rate

<sup>(2)</sup> (3)



# **RF RECEIVE SECTION (continued)**

Measured on Texas Instruments CC2544EM reference design with  $T_A$  = 25°C, VDD = 3.3 V, VBUS tied to 5 V, and  $f_C$  = 2440 MHz, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
1 Mbps, GFSK, 160-kHz D	eviation, 0.1% BER					
Receiver sensitivity			-87		dBm	
Saturation <sup>(1)</sup>			5		dBm	
Co-channel rejection	Wanted signal at -67 dBm		-9		dB	
	±2-MHz offset, wanted signal –67 dBm		26			
la kand kladina wiastian	±4-MHz offset, wanted signal -67 dBm		30		-10	
In-band blocking rejection	±6-MHz offset, wanted signal -67 dBm		40		dB	
	>12-MHz offset, wanted signal -67 dBm		46			
Frequency error tolerance (2)	Including both initial tolerance and drift. Sensitivity better than –70 dBm. 250-byte payload	-250		250	kHz	
Symbol-rate error tolerance <sup>(3)</sup>	Sensitivity better than -70 dBm. 250-byte payload	-80		80	ppm	
500 kbps, MSK, 0.1% BER						
Receiver sensitivity			-96		dBm	
Saturation <sup>(4)</sup>			5		dBm	
Co-channel rejection	Wanted signal at -67 dBm		-5		dB	
	±2-MHz offset, wanted signal –67 dBm		31			
to be and blood to a material and	±4-MHz offset, wanted signal -67 dBm		31		.ID	
In-band blocking rejection	±6-MHz offset, wanted signal –67 dBm		45		dB	
	>12-MHz offset, wanted signal -67 dBm		54			
Frequency error tolerance (5)	Including both initial tolerance and drift. Sensitivity better than –70 dBm. 250-byte payload	-150		150	kHz	
Symbol-rate error tolerance <sup>(6)</sup>	Sensitivity better than -70 dBm. 250-byte payload	-60		60	ppm	
	+	ļ			<b></b>	

<sup>4)</sup> AGC enabled

<sup>(5)</sup> Difference between center frequency of the received RF signal and local oscillator frequency

<sup>(6)</sup> Difference between incoming symbol rate and the internally generated symbol rate



## RF RECEIVE SECTION (continued)

Measured on Texas Instruments CC2544EM reference design with  $T_A$  = 25°C, VDD = 3.3 V, VBUS tied to 5 V, and  $f_C$  = 2440 MHz, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
250 kbps, GFSK, 160-kHz	Deviation, 0.1% BER					
Receiver sensitivity			-95		dBm	
Saturation <sup>(7)</sup>			5		dBm	
Co-channel rejection	Wanted signal at –67 dBm		-9		dB	
	±2-MHz offset, wanted signal –67 dBm		31			
la bandila disamban	±4-MHz offset, wanted signal -67 dBm		31			
In-band blocking rejection	±6-MHz offset, wanted signal -67 dBm	55		dB		
	95					
Frequency error tolerance (8)		-150		150	kHz	
Symbol-rate error tolerance <sup>(9)</sup>	Sensitivity better than -70 dBm. 250-byte payload	-60		60	ppm	
250 kbps, MSK, 0.1% BER					l.	
Receiver sensitivity			-95		dBm	
Saturation <sup>(7)</sup>			5		dBm	
Co-channel rejection	Wanted signal at -67 dBm		<b>-</b> 5		dB	
	±2-MHz offset, wanted signal -67 dBm		31			
la basal bladina vaisatisa	±4-MHz offset, wanted signal -67 dBm	_5 31 31	dB			
In-band blocking rejection	±6-MHz offset, wanted signal -67 dBm		45		ав	
	>12-MHz offset, wanted signal -67 dBm		54			
Frequency error tolerance (8)	Including both initial tolerance and drift. Sensitivity better than –70 dBm. 250-byte payload	-150		150	kHz	
Symbol-rate error tolerance <sup>(9)</sup>	Sensitivity better than -70 dBm. 250-byte payload	-60		60	ppm	
ALL RATES/FORMATS						
Spurious emission in RX. Conducted measurement	f < 1 GHz		-67		dBm	
Spurious emission in RX. Conducted measurement	f > 1 GHz		<b>–</b> 57		dBm	

- AGC enabled
- Difference between center frequency of the received RF signal and local oscillator frequency Difference between incoming symbol rate and the internally generated symbol rate

#### RF TRANSMIT SECTION

Measured on Texas Instruments CC2544EM reference design with  $T_A$  = 25°C, VDD = 3.3 V, VBUS tied to 5 V, and  $f_C$  = 2440 MHz, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Output power, maximum setting	Delivered to a single-ended $50-\Omega$ load through a balun using maximum recommended output power setting.	4		dBm		
Output power, minimum setting	Delivered to a single-ended $50-\Omega$ load through a balun using minimum recommended output power setting.	-20		-20		dBm
Programmable output power range	Delivered to a single-ended $50-\Omega$ load through a balun.	24		24		dB
Spurious emission in TX. Conducted measurement.	f < 1 GHz	-46		dBm		
Spurious emission in TX. Conducted measurement.	f > 1 GHz	-44		dBm		
Optimum load impedance	Differential impedance as seen from the RF port (RF_P and RF_N) toward the antenna	70 + j30		Ω		



# 32-MHz CRYSTAL OSCILLATOR

Measured on Texas Instruments CC2544EM reference design with  $T_A = 25$  °C, VDD = 3.3 V, VBUS tied to 5 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Crystal frequency			32		MHz
Crystal frequency accuracy requirement	2-Mbps data rate	-60		60	ppm
Equivalent series resistance		6		60	Ω
Crystal shunt capacitance		1		7	pF
Crystal load capacitance		10		16	pF
Start-up time			0.25		ms
Power-down guard time	The crystal oscillator must be in power down for a guard time before it is used again. This requirement is valid for all modes of operation. The need for power-down guard time can vary with crystal type and load.	3			ms

#### 32-kHz RC OSCILLATOR

Measured on Texas Instruments CC2544EM reference design with T<sub>A</sub> = 25°C, VDD = 3.3 V, VBUS tied to 5 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Calibrated frequency <sup>(1)</sup>			32.753		kHz
Frequency accuracy after calibration					
Temperature coefficient (2)		0.4			%/°C
Supply-voltage coefficient (3)		3			%/V
Calibration time <sup>(4)</sup>			2		ms

- (1) The calibrated 32-kHz RC oscillator frequency is the 32-MHz XTAL frequency divided by 977.
- Frequency drift when temperature changes after calibration Frequency drift when supply voltage changes after calibration
- The 32-kHz RC oscillator is calibrated when a switch from the 16-MHz RC oscillator to the 32-MHz crystal oscillator is performed, while SLEEPCMD.OSC32K\_CALDIS is set to 0.

#### 16-MHz RC OSCILLATOR

Measured on Texas Instruments CC2544EM reference design with T<sub>A</sub> = 25°C, VDD = 3.3 V, VBUS tied to 5 V, unless otherwise noted

other mee netea.					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Calibrated frequency			16		MHz
Uncalibrated frequency accuracy			±18%		
Frequency accuracy after calibration <sup>(1)</sup>			±0.6%		
Start-up time			10		μs
Initial calibration time			50		μs

(1) The calibrated 16-MHz RC oscillator frequency is the 32-MHz XTAL frequency divided by 2.



#### **RSSI CHARACTERISTICS**

Measured on Texas Instruments CC2544 EM reference design with  $T_{\rm A}$  = 25°C and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
2 Mbps, GFSK, 320-kHz Deviation, 0.1% BER and 2 Mbp	s, GFSK, 500-kHz Deviation, 0.1%	BER			
RSSI range <sup>(1)</sup>			60		dB
RSSI offset <sup>(1)</sup>			97		dBm
Absolute uncalibrated accuracy <sup>(1)</sup>			±6		dB
Step size (LSB value)			1		dB
All Other Rates/Formats					
RSSI range <sup>(1)</sup>			60		dB
RSSI offset <sup>(1)</sup>			101		dBm
Absolute uncalibrated accuracy <sup>(1)</sup>			±3		dB
Step size (LSB value)			1		dB

<sup>(1)</sup> Assuming CC2544 EM reference design. Other RF designs give an offset from the reported value.

#### FREQUENCY SYNTHESIZER CHARACTERISTICS

Measured on Texas Instruments CC2544EM reference design with  $T_A = 25$ °C, VDD = 3.3 V, VBUS tied to 5 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	At ±1 MHz from carrier		-112		
Phase noise, unmodulated carrier	At ±2 MHz from carrier		-119		dBc/Hz
	At ±5 MHz from carrier		-124		

#### **USB BUS 5-V to 3.3-V REGULATOR**

Measured on Texas Instruments CC2544EM reference design with  $T_A = 25^{\circ}C$ , VDD = 3.3 V, VBUS tied to 5 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage, typical minimum			4		V
Input voltage, typical maximum			5.45		V
Current limit			100		mA
Start-up time			0.8		ms
Output voltage			3.3		V



## **DC CHARACTERISTICS**

Measured on Texas Instruments CC2544EM reference design with  $T_A = 25$  °C, VDD = 3.3 V, VBUS tied to 5 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Logic-0 input voltage				0.5	V
Logic-1 input voltage		2.5			V
Logic-0 input current		-50		50	nA
Logic-1 input current		-50		50	nA
I/O pin pullup and pulldown resistors			20		kΩ
Logic-0 output voltage 4-mA pins	Output load 4 mA			0.5	V
Logic-1 output voltage 4-mA pins	Output load 4 mA	2.4			V
Logic-0 output voltage 20-mA pins	Output load 20 mA			0.5	V
Logic-1 output voltage, 20-A pins	Outpu load 20 mA	2.4			V

# **CONTROL INPUT AC CHARACTERISTICS**

 $T_A = -40$ °C to 85°C, VDD = 2 V to 3.6 V.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
System clock, f <sub>SYSCLK</sub> t <sub>SYSCLK</sub> = 1/ f <sub>SYSCLK</sub>	The undivided system clock is 32 MHz when crystal oscillator is used. The undivided system clock is 16 MHz when calibrated 16-MHz RC oscillator is used.	16		32	MHz
RESET_N low duration	See item 1, Figure 1. This is the shortest pulse that is recognized as a complete reset pin request. Note that shorter pulses may be recognized but do not lead to complete reset of all modules within the chip.	1			μs
Interrupt pulse duration	See item 2, Figure 1. This is the shortest pulse that is recognized as an interrupt request.	20			ns




Figure 1. Control Input AC Characteristics

## **SPI AC CHARACTERISTICS**

	PARAMETER	TEST CONDITIONS	MIN	TYP MA	UNIT
	CCV paried	Master, RX and TX	250		
t <sub>1</sub>	SCK period	Slave, RX and TX	250		ns
	SCK duty cycle	Master		50%	
	SSN low to SCK,	Master	63		
t <sub>2</sub>	Figure 2 and Figure 3	Slave	63		ns
	CCV to CCN bigh	Master	63		
t <sub>3</sub>	SCK to SSN high	Slave	63		ns
t <sub>4</sub>	MOSI early out	Master, load = 10 pF			7 ns
t <sub>5</sub>	MOSI late out	Master, load = 10 pF		1	) ns
t <sub>6</sub>	MISO setup	Master	90		ns
t <sub>7</sub>	MISO hold	Master	10	·	ns



# **SPI AC CHARACTERISTICS (continued)**

	PARAMETER	TEST CONDITIONS	MII	N TYP	MAX	UNIT
	SCK duty cycle	Slave		50%		ns
t <sub>10</sub>	MOSI setup	Slave	3	5		ns
t <sub>11</sub>	MOSI hold	Slave	1	0		ns
t <sub>8</sub>	MISO early out	Slave, load = 10 pF			0	ns
t <sub>9</sub>	MISO late out	Slave, load = 10 pF			95	ns
		Master, TX only			8	
	Operating frequency	Master, RX and TX			4	MHz
		Slave, RX only			8	IVIHZ
		Slave, RX and TX			4	




Figure 2. SPI Master AC Characteristics




Figure 3. SPI Slave AC Characteristics



## **DEBUG INTERFACE AC CHARACTERISTICS**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>clk_dbg</sub>	Debug clock frequency (see Figure 4)				12	MHz
t <sub>1</sub>	Allowed high pulse on clock (see Figure 4)		35			ns
t <sub>2</sub>	Allowed low pulse on clock (see Figure 4)		35			ns
t <sub>3</sub>	EXT_RESET_N low to first falling edge on debug clock (see Figure 5)		167			ns
t <sub>4</sub>	Falling edge on clock to EXT_RESET_N high (see Figure 5)		83			ns
t <sub>5</sub>	EXT_RESET_N high to first debug command (see Figure 5)		83			ns
t <sub>6</sub>	Debug data setup (see Figure 6)		2			ns
t <sub>7</sub>	Debug data hold (see Figure 6)		4			ns
t <sub>8</sub>	Clock-to-data delay (see Figure 6)	Load = 10 pF			30	ns




Figure 4. Debug Clock - Basic Timing




Figure 5. Debug Enable Timing






Figure 6. Data Setup and Hold Timing


## TIMER INPUTS AC CHARACTERISTICS

Λ					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Synchronizers determine the shortest input pulse that can be recognized. The synchronizers operate at the current system clock rate (16 MHz or 32 MHz).	1.5			t <sub>SYSCLK</sub>



## **DEVICE INFORMATION**

## **PIN DESCRIPTIONS**



NOTE: The exposed ground pad must be connected to a solid ground plane; this is the main ground connection for the chip.

**Table 1. Pin Description Table** 

NAME	PIN	DESCRIPTION
DCPL1	31	1.8-V reg. decouple
DCPL2	4	3.3-V reg. decouple
P0_0	9	GPIO
P0_1	10	GPIO
P0_2	13	GPIO
P0_3	14	GPIO
P1_0	6	GPIO/20 mA
P1_1	7	GPIO/20 mA
P1_2	28	GPIO/debug clock
P1_3	29	GPIO/debug data
RBIAS	25	External precision bias resistor for reference current
RESET_N	15	Reset, active-low
RF_N	21	Negative RF input signal to LNA during RX Negative RF output signal from PA during TX
RF_P	20	Positive RF input signal to LNA during RX Positive RF output signal from PA during TX
USB_P	1	USB module
USB_N	2	USB module
VBUS	5	5-V power
VDD	3	AVDD
VDD	8, 12	IOVDD
VDD	16, 19, 22, 23, 24	AVDD



# **Table 1. Pin Description Table (continued)**

NAME	PIN	DESCRIPTION
VDD	26	AVDD_GUARD
VDD	30	IOVDD
VSS	11, 27	Optional IOVSS
VSS	32	USB ground
VSS	Ground pad	Must be connected to solid ground as this is the main ground connection for the chip.
XOSC1	17	32-MHz crystal oscillator pin 1or external-clock input
XOSC2	18	32-MHz crystal oscillator pin 2



#### **BLOCK DIAGRAM**

A block diagram of the CC2544 is shown in Figure 7. The modules can be roughly divided into one of three categories: CPU-related modules; modules related to power, test, and clock distribution; and radio-related modules. In the following subsections, a short description of each module is given. For more details, see the CC2543/44/45 User's Guide (SWRU283).




Figure 7. CC2544 Block Diagram



#### **BLOCK DESCRIPTIONS**

#### **CPU and Memory**

The **8051 CPU core** is a single-cycle 8051-compatible core. It has three different memory access busses (SFR, DATA, and CODE/XDATA), a debug interface, and an 15-input extended interrupt unit.

The **memory arbiter** is at the heart of the system, as it connects the CPU and DMA controller with the physical memories and all peripherals through the SFR bus. The memory arbiter has four memory-access points, access of which can map to one of three physical memories: an SRAM, flash memory, and XREG/SFR registers. It is responsible for performing arbitration and sequencing between simultaneous memory accesses to the same physical memory.

The **SFR bus** is drawn conceptually in Figure 7 as a common bus that connects all hardware peripherals to the memory arbiter. The SFR bus in the block diagram also provides access to the radio registers in the radio register bank, even though these are indeed mapped into XDATA memory space.

The 2-KB SRAM maps to the DATA memory space and to parts of the XDATA memory spaces.

The **32-KB flash block** provides in-circuit programmable non-volatile program memory for the device, and maps into the CODE and XDATA memory spaces.

#### **Peripherals**

Writing to the flash block is performed through a **flash controller** that allows page-wise erasure and 4-bytewise programming. See User Guide for details on the flash controller.

A versatile two-channel **DMA controller** is available in the system, accesses memory using the XDATA memory space, and thus has access to all physical memories. Each channel (trigger, priority, transfer mode, addressing mode, source and destination pointers, and transfer count) is configured with DMA descriptors that can be located anywhere in memory. Many of the hardware peripherals (AES core, flash controller, USART, timers, etc.) can be used with the DMA controller for efficient operation by performing data transfers between a single SFR or XREG address and flash/SRAM.

The **interrupt controller** services a total of 15 interrupt sources, divided into six interrupt groups, each of which is associated with one of four interrupt priorities. Any interrupt service request is serviced also when the device is in idle mode by going back to active mode. Some interrupts can also wake up the device from sleep mode (when in sleep mode, the device is in low-power mode PM1).

The **debug interface** implements a proprietary two-wire serial interface that is used for in-circuit debugging. Through this debug interface, it is possible to perform an erasure of the entire flash memory, control which oscillators are enabled, stop and start execution of the user program, execute supplied instructions on the 8051 core, set code breakpoints, and single-step through instructions in the code. Using these techniques, it is possible to perform in-circuit debugging and external flash programming elegantly.

The **I/O** controller is responsible for all general-purpose I/O pins. The CPU can configure whether peripheral modules control certain pins or whether they are under software control, and if so, whether each pin is configured as an input or output and if a pullup or pulldown resistor in the pad is connected. Each peripheral that connects to the I/O pins can choose between several different I/O pin locations to ensure flexibility in various applications.

The **sleep timer** is an ultralow-power timer that uses an internal 32.753-kHz RC oscillator. The sleep timer runs continuously in all operating modes. Typical applications of this timer are as a real-time counter or as a wake-up timer to get out of power mode 1.

A built-in **watchdog timer** allows the CC2544 to reset itself if the firmware hangs. When enabled by software, the watchdog timer must be cleared periodically; otherwise, it resets the device when it times out.

**Timer 1** is a 16-bit timer with timer/counter/PWM functionality. It has a programmable prescaler, a 16-bit period value, and five individually programmable counter/capture channels, each with a 16-bit compare value. Each of the counter/capture channels can be used as a PWM output or to capture the timing of edges on input signals. It can also be configured in IR generation mode, where it counts timer 3 periods and the output is ANDed with the output of timer 3 to generate modulated consumer IR signals with minimal CPU interaction.

www.ti.com.cn

**Timer 2** is a 40-bit timer used by the Radio. It has a 16-bit counter with a configurable timer period and a 24-bit overflow counter that can be used to keep track of the number of periods that have transpired. A 40-bit capture register is also used to record the exact time at which a start-of-frame delimiter is received/transmitted or the exact time at which a packet ends. There are two 16-bit timer-compare registers and two 24-bit overflow-compare registers that can be used to give exact timing for start of RX or TX to the radio or general interrupts.

**Timer 3 and timer 4** are 8-bit timers with timer/counter/PWM functionality. They have a programmable prescaler, an 8-bit period value, and one programmable counter channel with an 8-bit compare value. Each of the counter channels can be used as PWM output.


**USART 0** is configurable as either an SPI master/slave or a UART. It provides double buffering on both RX and TX and hardware flow control and is thus well suited to high-throughput full-duplex applications. The USART has its own high-precision baud-rate generator, thus leaving the ordinary timers free for other uses. When configured as SPI slaves, the USART samples the input signal using SCK directly instead of using some oversampling scheme, and are thus well-suited for high data rates.

The **AES encryption/decryption core** allows the user to encrypt and decrypt data using the AES algorithm with 128-bit keys. The AES core also supports ECB, CBC, CFB, OFB, CTR, and CBC-MAC, as well as hardware support for CCM.

80



## **TYPICAL CHARACTERISTICS**



80

0 **∟** -40

-20

Temperature (°C)

Figure 11.


-86 **└** -40


-20


Temperature (°C) **Figure 10.** 




# **TYPICAL CHARACTERISTICS (continued)**













# **TYPICAL CHARACTERISTICS (continued)**



#### **RX INTERFERER REJECTION (SELECTIVITY)**





#### APPLICATION INFORMATION

Few external components are required for the operation of the CC2544. A typical application circuit is shown in Figure 19. For suggestions of component values other than those listed in Table 2, see reference design CC2544EM. The performance stated in this data sheet is only valid for the CC2544EM reference design. To obtain similar performance, the reference design should be copied as closely as possible.




Figure 19. CC2544 Application Circuit

Table 2. Overview of External Components (Excluding Balun, Crystal and Supply Decoupling Capacitors)

Component	Description	Value
C11	USB D+ decoupling	47 pF
C21	USB D- decoupling	47 pF
C41	Decoupling capacitor for the internal 5V-3.3V digital voltage regulator	1 μF
C311	Decoupling capacitor for the internal 1.8V digital voltage regulator	1 μF
R11	USB D+ series resistor	33 Ω
R21	USB D– series resistor	33 Ω
R251	Precision resistor ±1%, used for internal biasing	56 kΩ

#### Input/Output Matching

When using an unbalanced antenna such as a monopole, a balun should be used to optimize performance. The balun can be implemented using low-cost discrete inductors and capacitors. See reference design, CC2544EM, for recommended balun.



#### Crystal

An external 32-MHz crystal with two loading capacitors is used for the 32-MHz crystal oscillator. The load capacitance seen by the 32-MHz crystal is given by:

$$C_{L} = \frac{1}{\frac{1}{C_{171}} + \frac{1}{C_{181}}} + C_{parasitic}$$
(1)

A series resistor may be used to comply with ESR requirement.

## On-Chip 1.8-V Voltage Regulator Decoupling

The 1.8-V on-chip voltage regulator supplies the 1.8-V digital logic. This regulator requires a decoupling capacitor (C311) for stable operation.

# On-Chip 5-V to 3.3-V USB Voltage Regulator Decoupling

The 5-V to 3.3-V on-chip voltage regulator supplies the 1.8-V on-chip voltage regulator. This regulator requires a decoupling capacitor (C41) for stable operation.

# **Power-Supply Decoupling and Filtering**

Proper power-supply decoupling must be used for optimum performance. The placement and size of the decoupling capacitors and the power supply filtering are very important to achieve the best performance in an application. TI provides a compact reference design that should be followed very closely.



# **REVISION HISTORY**

Changes from Original (June 2011) to Revision A	Page
• 对产品预览数据表的改变	1
Changes from Revision A (March 2012) to Revision B	Page
• 从:(2Mbps 时为 -84dBM)改为:(2Mbps 时为 -88dBm)	1
Changes from Revision B (April 2012) to Revision C	Page
• 将器件状态从:预览改为:生产	1
Changes from Revision C (April 2012) to Revision D	Page
● 添加了说明	2



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CC2544RHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-3-260C-168 HR	-40 to 125	CC2544	Samples
CC2544RHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU   NIPDAUAG	Level-3-260C-168 HR	-40 to 125	CC2544	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020



www.ti.com 25-Sep-2024

#### **TRAY**




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
CC2544RHBR	RHB	VQFN	32	3000	14 x 35	150	315	135.9	7620	8.8	7.9	8.15
CC2544RHBT	RHB	VQFN	32	250	14 x 35	150	315	135.9	7620	8.8	7.9	8.15

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司