


CSD88599Q5DC 60V 半桥 NexFET™ 电源块

1 特性

- 半桥电源块
- 高密度 SON 5mm × 6mm 封装
- 低 $R_{DS(ON)}$ ，可更大限度地降低传导损耗
 - 在 30A 下， P_{Loss} 为 3.0W
- DualCool™ 散热增强型封装
- 超低电感封装
- 符合 RoHS
- 无卤素
- 无铅端子镀层


2 应用

- 用于无刷直流电机控制的三相桥
- 具有多达 12 节串联电池的电动工具
- 其他半桥和全桥拓扑



Copyright © 2017, Texas Instruments Incorporated

电源块原理图




Copyright © 2017, Texas Instruments Incorporated


典型电路

3 说明

CSD88599Q5DC 60V 电源块是一款针对手持设备、无绳园艺工具和电动工具等高电流电机控制应用进行了优化的设计。该器件利用 TI 的堆叠裸片技术来更大限度地减小寄生电感，同时采用节省空间的热增强型 DualCool™ 5mm × 6mm 封装，提供完整的半桥。利用外露的金属顶部，该电源块器件允许简单散热应用通过封装顶部散发 PCB 热量，从而在许多电机控制应用所要求的较高电流下，实现出色的热性能。




底视图



顶视图

器件信息

器件	数量	介质	封装	运输
CSD88599Q5DC	2500	13 英寸卷带	SON 5.00mm × 6.00mm 塑料封装	卷带包装
CSD88599Q5DCT	250	7 英寸卷带		



功率损耗与输出电流



Table of Contents

1 特性	1	5.5 Normalized Power Loss Curves.....	13
2 应用	1	5.6 Design Example - Regulate Current to Maintain Safe Operation.....	13
3 说明	1	5.7 Design Example - Regulate Board and Case Temperature to Maintain Safe Operation.....	14
4 Specifications	3	5.8 Layout.....	15
4.1 Absolute Maximum Ratings.....	3	6 Device and Documentation Support	18
4.2 Recommended Operating Conditions.....	3	6.1 接收文档更新通知.....	18
4.3 Power Block Performance.....	3	6.2 支持资源.....	18
4.4 Thermal Information.....	3	6.3 Trademarks.....	18
4.5 Electrical Characteristics.....	4	6.4 静电放电警告.....	18
4.6 Typical Power Block Device Characteristics.....	5	6.5 术语表.....	18
4.7 Typical Power Block MOSFET Characteristics.....	7	7 Revision History	18
5 Application and Implementation	9	8 Mechanical, Packaging, and Orderable Information..	19
5.1 Application Information.....	9		
5.2 Brushless DC Motor With Trapezoidal Control.....	10		
5.3 Power Loss Curves.....	12		
5.4 Safe Operating Area (SOA) Curve.....	13		

4 Specifications

4.1 Absolute Maximum Ratings

$T_J = 25^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

PARAMETER	CONDITIONS	MIN	MAX	UNIT
Voltage	V_{IN} to P_{GND}	- 0.8	60	V
	V_{SW} to P_{GND}	- 0.3	60	
	GH to SH	- 20	20	
	GL to P_{GND}	- 20	20	
Pulsed current rating, I_{DM} ⁽²⁾			400	A
Power dissipation, P_D			12	W
Avalanche energy, E_{AS}	High-side FET, $I_D = 95\text{A}$, $L = 0.1\text{mH}$		448	mJ
	Low-side FET, $I_D = 95\text{A}$, $L = 0.1\text{mH}$		448	
Operating junction temperature, T_J		- 55	150	$^\circ\text{C}$
Storage temperature, T_{stg}		- 55	150	$^\circ\text{C}$

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Single FET conduction, max $R_{\theta JC} = 1.1^\circ\text{C/W}$, pulse duration $\leq 100 \mu\text{s}$, single pulse.

4.2 Recommended Operating Conditions

$T_J = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	CONDITIONS	MIN	MAX	UNIT
V_{DD} Gate drive voltage		4.5	16	V
V_{IN} Input supply voltage ⁽¹⁾			54	V
f_{SW} Switching frequency	$C_{BST} = 0.1 \mu\text{F}$ (min)	5	50	kHz
I_{OUT} RMS motor winding current			40	A
T_J Operating temperature			125	$^\circ\text{C}$

- (1) Up to 42V input use one capacitor per phase, MLCC 10nF, 100V, X7S, 0402, PN: C1005X7S2A103K050BB from V_{IN} to GND return. Between 42V to 54V input operation, add RC switch-node snubber as described in the [§ 5.8.1.1](#) section of this data sheet.

4.3 Power Block Performance

$T_J = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
P_{LOSS} Power loss ⁽¹⁾	$V_{IN} = 36\text{V}$, $V_{DD} = 10\text{V}$, $I_{OUT} = 30\text{A}$, $f_{SW} = 20\text{kHz}$, $T_J = 25^\circ\text{C}$, duty cycle = 50%, $L = 480\mu\text{H}$		3.0		W
P_{LOSS} Power loss	$V_{IN} = 36\text{V}$, $V_{DD} = 10\text{V}$, $I_{OUT} = 30\text{A}$, $f_{SW} = 20\text{kHz}$, $T_J = 125^\circ\text{C}$, duty cycle = 50%, $L = 480\mu\text{H}$		3.4		W

- (1) Measurement made with eight $10\mu\text{F}$ 50V $\pm 10\%$ X5R (TDK C3225X5R1H106K250AB or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins and using UCC27210DDAR 100V, 4A driver IC.

4.4 Thermal Information

$T_J = 25^\circ\text{C}$ (unless otherwise stated)

THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance (min Cu) ⁽²⁾			125	$^\circ\text{C/W}$
	Junction-to-ambient thermal resistance (max Cu) ^{(2) (1)}			50	

4.4 Thermal Information (续)

$T_J = 25^\circ\text{C}$ (unless otherwise stated)

THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance (top of package) ⁽²⁾			2.1	$^\circ\text{C}/\text{W}$
	Junction-to-case thermal resistance (V_{IN} pin) ⁽²⁾			1.1	


(1) Device mounted on FR4 material with 1in^2 (6.45cm^2) Cu.

(2) $R_{\theta JC}$ is determined with the device mounted on a 1in^2 (6.45cm^2), 2oz (0.071mm) thick Cu pad on a $1.5\text{in} \times 1.5\text{in}$ ($3.81\text{cm} \times 3.81\text{cm}$), 0.06in (1.52mm) thick FR4 board. $R_{\theta JC}$ is specified by design while $R_{\theta JA}$ is determined by the user's board design.


4.5 Electrical Characteristics

$T_J = 25^\circ\text{C}$ (unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
BV_{DSS}	Drain-to-source voltage	$V_{GS} = 0\text{V}$, $I_{DS} = 250\mu\text{A}$	60			V
I_{DSS}	Drain-to-source leakage current	$V_{GS} = 0\text{V}$, $V_{DS} = 48\text{V}$			1	μA
I_{GSS}	Gate-to-source leakage current	$V_{DS} = 0\text{V}$, $V_{GS} = 20\text{V}$			100	nA
$V_{GS(th)}$	Gate-to-source threshold voltage	$V_{DS} = V_{GS}$, $I_{DS} = 250\mu\text{A}$	1.4	2.0	2.5	V
$R_{DS(on)}$	Drain-to-source on-resistance	$V_{GS} = 4.5\text{V}$, $I_{DS} = 30\text{A}$		2.5	3.3	m Ω
		$V_{GS} = 10\text{V}$, $I_{DS} = 30\text{A}$		1.7	2.1	
g_{fs}	Transconductance	$V_{DS} = 6\text{V}$, $I_{DS} = 30\text{A}$		130		S
DYNAMIC CHARACTERISTICS						
C_{ISS}	Input capacitance	$V_{GS} = 0\text{V}$, $V_{DS} = 30\text{V}$, $f = 1\text{MHz}$		3720	4840	pF
C_{OSS}	Output capacitance			670	870	pF
C_{RSS}	Reverse transfer capacitance			12	16	pF
R_G	Series gate resistance			0.9	1.8	Ω
Q_g	Gate charge total (4.5 V)	$V_{DS} = 30\text{V}$, $I_{DS} = 30\text{A}$		21	27	nC
Q_g	Gate charge total (10 V)			43	56	nC
Q_{gd}	Gate charge gate-to-drain			7.0		nC
Q_{gs}	Gate charge gate-to-source			10.1		nC
$Q_{g(th)}$	Gate charge at V_{th}			6.3		nC
Q_{OSS}	Output charge		$V_{DS} = 30\text{V}$, $V_{GS} = 0\text{V}$		100	
$t_{d(on)}$	Turnon delay time	$V_{DS} = 30\text{V}$, $V_{GS} = 10\text{V}$, $I_{DS} = 30\text{A}$, $R_G = 0\Omega$		9		ns
t_r	Rise time			20		ns
$t_{d(off)}$	Turnoff delay time			23		ns
t_f	Fall time			3		ns
DIODE CHARACTERISTICS						
V_{SD}	Diode forward voltage	$I_{DS} = 30\text{A}$, $V_{GS} = 0\text{V}$		0.8	1.0	V
Q_{rr}	Reverse recovery charge	$V_{DS} = 30\text{V}$, $I_F = 30\text{A}$,		172		nC
t_{rr}	Reverse recovery time	$di/dt = 300\text{A}/\mu\text{s}$		36		ns




Max $R_{\theta JA} = 50^{\circ}\text{C/W}$ when mounted on 1in^2 (6.45cm^2) of 2oz (0.071mm) thick Cu.



Max $R_{\theta JA} = 125^{\circ}\text{C/W}$ when mounted on minimum pad area of 2oz (0.071mm) thick Cu.


4.6 Typical Power Block Device Characteristics

The typical power block system characteristic curves (图 4-1 through 图 4-6) are based on measurements made on a PCB design with dimensions of 4in (W) \times 3.5in (L) \times 0.062in (H) and 6 copper layers of 2oz copper thickness. See 节 5 section for detailed explanation. $T_J = 125^{\circ}\text{C}$, unless stated otherwise.




$V_{IN} = 36\text{V}$ $V_{DD} = 10\text{V}$ D.C. = 50%
 $f_{SW} = 20\text{kHz}$ $L = 480\mu\text{H}$

图 4-1. Power Loss vs Output Current




$V_{IN} = 36\text{V}$ $V_{DD} = 10\text{V}$ D.C. = 50%
 $f_{SW} = 20\text{kHz}$ $L = 480\mu\text{H}$ $I_{OUT} = 40\text{A}$

图 4-2. Power Loss vs Temperature





$V_{IN} = 36\text{V}$ $V_{DD} = 10\text{V}$ D.C. = 50%
 $f_{SW} = 20\text{kHz}$ $L = 480\mu\text{H}$

图 4-3. Typical Safe Operating Area



$V_{IN} = 36\text{V}$ $V_{DD} = 10\text{V}$ $I_{OUT} = 40\text{A}$
 $L = 480\mu\text{H}$ D.C. = 50%

图 4-4. Normalized Power Loss vs Switching Frequency



4.7 Typical Power Block MOSFET Characteristics

$T_J = 25^\circ\text{C}$, unless stated otherwise.




图 4-7. Single Pulse Current vs Pulse Duration




图 4-8. MOSFET Saturation Characteristics




图 4-9. MOSFET Transfer Characteristics




图 4-10. MOSFET Gate Charge




图 4-11. MOSFET Capacitance




图 4-12. Threshold Voltage vs Temperature




图 4-13. MOSFET $R_{DS(on)}$ vs V_{GS}




图 4-14. MOSFET Normalized $R_{DS(on)}$ vs Temperature




图 4-15. MOSFET Body Diode Forward Voltage




图 4-16. MOSFET Single Pulse Unclamped Inductive Switching

5 Application and Implementation

备注

Information in the following Application section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI customers are responsible for determining suitability of components selection for their designs. Customers should validate and test their design implementation to confirm system functionality.


5.1 Application Information

Historically, battery powered tools have favored brushed DC configurations to spin their primary motors, but more recently, the advantages offered by brushless DC operation (BLDC) operation have brought about the advent of popular designs that favor the latter. Those advantages include, but are not limited to higher efficiency and therefore longer battery life, superior reliability, greater peak torque capability, and smooth operation over a wider range of speeds. However, BLDC designs put increased demand for higher power density and current handling capabilities on the power stage responsible for driving the motor.

The CSD88599Q5DC is part of TI's power block product family and is a highly optimized product designed explicitly for the purpose driving higher current DC motors in power and gardening tools. It incorporates TI's latest generation silicon which has been optimized for low resistance to minimize conduction losses and offer excellent thermal performance. The power block utilizes TI's stacked die technology to offer one complete half bridge vertically integrated into a single 5mm × 6mm package with a DualCool exposed metal case. This feature allows the designer to apply a heatsink to the top of the package and pull heat away from the PCB, thus maximizing the power density while reducing the power stage footprint by up to 50%.

5.2 Brushless DC Motor With Trapezoidal Control

The trapezoidal commutation control is simple and has fewer switching losses compared to sinusoidal control.



Copyright © 2017, Texas Instruments Incorporated

图 5-1. Functional Block Diagram

The block diagram shown in 图 5-1 offers a simple instruction of what is required to drive a BLDC motor: one microcontroller, one three-phase driver IC, three power blocks (historically six power MOSFETs) and three Hall effect sensors. The microcontroller responsible for block commutation must always know the rotor orientation or its position relative to the stator coils. This is easily achieved with a brushed DC motor due to the fixed geometry and position of the rotor windings, shaft and commutator.

A three-phase BLDC motor requires three Hall effect sensors or a rotary encoder to detect the rotor position in relation to stator armature windings. With input from these three Hall effect sensors output signals, the microcontroller can determine the proper commutation sequence. The three Hall sensors named A, B, and C are mounted on the stator core at 120° intervals and the stator phase windings are implemented in a star configuration. For every 60° of motor rotation, one Hall sensor changes its state. Based on the Hall sensors' output code, at the end of each block commutation interval the ampere conductors are commutated to the next position. There are 6 steps required to complete a full electrical cycle. The number of block commutation cycles to complete a full mechanical rotation is determined by the number of rotor pole pairs.




图 5-2. Winding Current Waveforms on a BLDC Motor

图 5-2 above shows the three phase motor winding currents i_U , i_V , and i_W when running at 100% duty cycle.

Trapezoidal commutation control offers the following advantages:

- Only two windings in series carry the phase winding current at any time while the third winding is open.
- Only one current sensor is necessary for all three windings U, V, and W.
- The position of the current sensor allows the use of low-cost shunt resistors.

However, trapezoidal commutation control has the disadvantage of commutation torque ripple. The current sense on a three-phase inverter can be configured to use a single-shunt or three different sense resistors. For cost sensitive applications targeting sensorless control, the three Hall effect sensors can be replaced with BEMF voltage feedback dividers.

To obtain faster motor rotations and higher revolutions per minute (RPM), shorter periods and higher V_{IN} voltage are necessary. Contrarily, to reduce the rotational speed of the motor, it is necessary to lower the RMS voltage applied across stator windings. This can easily be achieved by modulating the duty cycle, while maintain a constant switching frequency. Frequency for the three-phase inverter chosen is usually low between 10kHz to 50kHz to reduce winding losses and to avoid audible noise.

5.3 Power Loss Curves


CSD88599Q5DC was designed to operate up to 10-cell Li-Ion battery voltage applications ranging from 30V to 42V, typical 36V. For 11 and 12s, input voltages between 42V to 54V, RC snubbers are required for each switch-node U, V, and W. To reduce ringing, refer to the [节 5.8.1.1](#) section. In an effort to simplify the design process, Texas Instruments has provided measured power loss performance curves over a variety of typical conditions.

图 4-1 plots the CSD88599Q5DC power loss as a function of load current. The measured power loss includes both input conversion loss and gate drive loss.

方程式 1 是用于生成功率损耗曲线的：

$$\text{Power loss (W)} = (V_{IN} \times I_{IN_SHUNT}) + (V_{DD} \times I_{DD_SHUNT}) - (V_{SW_AVG} \times I_{OUT}) \quad (1)$$

The power loss measurements were made on the circuit shown in 图 5-3. Power block devices for legs U and V, PB1 and PB2 were disabled by shorting the CSD88599Q5DC high-side and low-side FETs' gate-to-source terminals. Current shunt I_{IN_SHUNT} provides input current and I_{DD_SHUNT} provides driver supply current measurements. The winding current is measured from the DC load. An averaging circuit provides switch node W equivalent RMS voltage.



Copyright © 2017, Texas Instruments Incorporated

图 5-3. Power Loss Test Circuit

The RMS current on the CSD88599Q5DC device depends on the motor winding current. For trapezoidal control, the MOSFET RMS current is calculated using 方程式 2.

$$I_{RMS} = I_{OUT} \times \sqrt{2} \quad (2)$$

Taking into consideration system tolerances with the current measurement scheme, the inverter design needs to withstand a 20% overload current.

表 5-1. RMS and Overload Current Calculations

Winding RMS Current (A)	CSD88599Q5DC I_{RMS} (A)	Overload 20% $\times I_{RMS}$ (A)
20	28	34
30	42	51
40	56	68

5.4 Safe Operating Area (SOA) Curve

The SOA curve in 图 4-3 provides guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. This curve outlines the board and case temperatures required for a given load current. The area under the curve dictates the safe operating area. This curve is based on measurements made on a PCB design with dimensions of 4in (W) × 3.5in (L) × 0.062in (H) and 6 copper layers of 2oz copper thickness.

5.5 Normalized Power Loss Curves

The normalized curves in the CSD88599Q5DC data sheet provide guidance on the power loss and SOA adjustments based on application specific needs. These curves show how the power loss and SOA temperature boundaries will adjust for different operation conditions. The primary Y-axis is the normalized change in power loss while the secondary Y-axis is the change in system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the typical power loss. The change in SOA temperature is subtracted from the SOA curve.

5.6 Design Example - Regulate Current to Maintain Safe Operation

If the case and board temperature of the power block are known, the SOA can be used to determine the maximum allowed current that will maintain operation within the safe operating area of the device. The following procedure outlines how to determine the RMS current limit while maintaining operation within the confines of the SOA, assuming the temperatures of the top of the package and PCB directly underneath the part are known.

1. Start at the maximum current of the device on the Y-axis and draw a line from this point at the known top case temperature to the known PCB temperature.
2. Observe where this point intersects the T_X line.
3. At this intersection with the T_X line, draw vertical line until you hit the SOA current limit. This intercept is the maximum allowed current at the corresponding power block PCB and case temperatures.

In the example below, we show how to achieve this for the temperatures $T_C = 124^\circ\text{C}$ and $T_B = 120^\circ\text{C}$. First we draw from 40 A on the Y-axis at 124°C to 120°C on the X-axis. Then, we draw a line up from where this line crosses the T_X line to see that this line intercepts the SOA at 34A. Thus we can assume if we are measuring a PCB temperature of 124°C , and a top case temperature of 120°C , the power block can handle 34A RMS, at the normalized conditions. At conditions that differ from those in 图 4-1, the user may be required to make an SOA temperature adjustment on the T_X line, as shown in the next section.




图 5-4. Regulating Current to Maintain Safe Operation

5.7 Design Example - Regulate Board and Case Temperature to Maintain Safe Operation

In the previous example we showed how given the PCB and case temperature, the current of the power block could be limited to ensure operation within the SOA. Conversely, if the current and other application conditions are known, one can determine from the SOA what board or case temperature the user will need to limit their design to. The user can estimate product loss and SOA boundaries by arithmetic means. Though the power loss and SOA curves in this data sheet are taken for a specific set of test conditions, the following procedure outlines the steps the user should take to predict product performance for any set of system conditions.

5.8 Layout


The two key system-level parameters that can be optimized with proper PCB design are electrical and thermal performance. A proper PCB layout will yield maximum performance in both areas. Below are some tips for how to address each.

5.8.1 Layout Guidelines

5.8.1.1 Electrical Performance

The CSD88599Q5DC power block has the ability to switch at voltage rates greater than $1\text{kV}/\mu\text{s}$. Special care must be then taken with the PCB layout design and placement of the input capacitors; high-current, high dI/dT switching path; current shunt resistors; and GND return planes. As with any high-power inverter operated in hard switching mode, there will be voltage ringing present on the switch nodes U, V, and W. Switch-node ringing appears mainly at the HS FET turnon commutation with positive winding current direction. The U, V, and W phase connections to the BLDC motor can be usually excluded from the ringing behavior since they are subjected to high-peak currents but low dI/dT slew-rates. However, a compact PCB design with short and low-parasitic loop inductances is critical to achieve low ringing and compliance with EMI specifications.

For safe and reliable operation of the three-phase inverter, motor phase currents have to be accurately monitored and reported to the system microcontroller. One current sensor needs to be connected on each motor phase winding U, V, and W. This sensing method is best for current sensing as it provides good accuracy over a wide range of duty cycles, motor torque, and winding currents. Using current sensors is recommended because it is less intrusive to the V_{IN} and GND connections.



Copyright © 2017, Texas Instruments Incorporated

图 5-5. Recommended Ringing Reduction Components

However, for cost sensitive applications, current sensors are generally replaced with current sense resistors.

- For designs using the 60V three-phase smart gate driver DRV8320SRHBR, current sense resistor R_{CS} can be placed between common source terminals for all 3 power block devices CSD88599Q5DC to P_{GND} and measured using an external current sense amplifier as depicted in 图 5-5 above.
- For designs using the 60V three-phase gate driver DRV8323RSRGZT, three current sense resistors R_{CS1} , R_{CS2} and R_{CS3} can be used between each CSD88599Q5DC source terminal to GND and measured by the included DRV8323 current sense amplifiers. The three-phase driver IC should be placed as close as possible to the power block gate GL and GH terminals.

Breaking the high-current flow path from the source terminals of the power block to GND by introducing the R_{CS} current shunt resistors introduces parasitic PCB inductance. In the event the switch node waveforms exhibit peak ringing that reaches undesirable levels, the ringing can be reduced by using the following ringing reduction components:

- The use of a high-side gate resistor in series with the GH pin is one effective way to reduce peak ringing. The recommended HS FET gate resistor value will range between 4.7Ω to 10Ω depending on the driver IC output characteristics used in conjunction with the power block device. The low-side FET gate pin GL should connect directly to the driver IC output to avoid any parasitic cdV/dT turnon effect.
- Low-inductance MLCC caps C4, C5, and C6 can be used across each power block device from V_{IN} to the source terminal P_{GND} . MLCC 10nF, 100V, $\pm 10\%$, X7S, 0402, PN: C1005X7S2A103K050BB are recommended.
- Ringing can be reduced via the implementation of RC snubbers from each switch node U, V, and W to GND. Recommended snubber component values are as follows:
 - Snubber resistors R_{s1} , R_{s2} , R_{s3} : 2.21Ω , 1%, 0.125W, 0805, PN: CRCW08052R21FKEA
 - Snubber caps C_{s1} , C_{s2} , and C_{s3} : MLCC 4.7nF, 100V, X7S, 0402, PN: C1005X7S2A472M050BB

With a switching frequency of 20kHz on the three-phase inverter, the power dissipation on the RC snubber resistor is 80mW per channel. As a result, 0805 package size for resistors R_{s1} , R_{s2} , and R_{s3} is sufficient.

5.8.1.2 Thermal Considerations

The CSD88599Q5DC power block device has the ability to utilize the PCB copper planes as the primary thermal path. As such, the use of thermal vias included in the footprint is an effective way to pull away heat from the device and into the system board. Concerns regarding solder voids and manufacturability issues can be addressed through the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel.

- Intentionally space out the vias from one another to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed by the design. The example in [图 5-6](#) uses vias with a 10-mil drill hole and a 16mil solder pad.
- Tent the opposite side of the via with solder-mask. Ultimately the number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.

To take advantage of the DualCool thermally enhanced package, an external heatsink can be applied on top of the power block devices. For low EMI, the heatsink is usually connected to GND through the mounting screws to the PCB. Gap pad insulators with good thermal conductivity should be used between the top of the package and the heatsink. The Bergquist Sil-Pad 980 is recommended which provides excellent thermal impedance of 1.07°C/W @ 50psi.

5.8.2 Layout Example




图 5-6. Top Layer




图 5-7. Bottom Layer

The placement of the input capacitors C4, C5, and C6 relative to V_{IN} and P_{GND} pins of CSD88599Q5DC device should have the highest priority during the component placement routine. It is critical to minimize the V_{IN} to GND parasitic loop inductance. A shunt resistor R21 is used between all three U4, U5, and U6 power block source terminals to the input supply GND return pin.

Input RMS current filtering is achieved via two bulk caps C17 and C18. Based on the RMS current ratings, the recommended part number for input bulk is CAP AL, 330 μ F, 63V, \pm 20%, PN: EMVA630ADA331MKG5S.

6 Device and Documentation Support

6.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

6.2 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

6.3 Trademarks

NexFET™ and DualCool™ are trademarks of TI.

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

6.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

6.5 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

7 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision C (April 2018) to Revision D (June 2024)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• 向“顶视图”引脚排列图中添加了 PGND.....	1
• Added Pin Configuration Table.....	19

Changes from Revision B (January 2018) to Revision C (April 2018)	Page
• Corrected 图 5-4 to show 40A maximum.....	13

Changes from Revision A (May 2017) to Revision B (January 2018)	Page
• Updated the mechanical data.....	19

Changes from Revision * (April 2017) to Revision A (May 2017)	Page
• 更新了典型电路制图.....	1
• Changed the copper thickness to 2oz in <i>Typical Power Block Device Characteristics</i> conditions.....	5
• Changed the copper thickness to 2oz in <i>Safe Operating Area (SOA) Curve</i> paragraph.....	13

8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

表 8-1. Pin Configuration Table

POSITION	PIN NAME	DESCRIPTION
1	GH	High Side Gate
2	SH	High Side Gate Return
3-11	V _{SW}	Switch Node
12-20	P _{GND}	Power Ground
21	NC	No Connect
22	GL	Low Side Gate
23-26	NC	No Connect
27	V _{IN}	Input Voltage

重要声明和免责声明

TI 提供技术和可靠性数据 (包括数据表)、设计资源 (包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做任何明示或暗示的担保, 包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任: (1) 针对您的应用选择合适的 TI 产品, (2) 设计、验证并测试您的应用, (3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更, 恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务, TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com/legal/termsofsale.html>) 或 [ti.com](https://www.ti.com) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2021, 德州仪器 (TI) 公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD88599Q5DC	ACTIVE	VSON-CLIP	DMM	22	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	88599	Samples
CSD88599Q5DCT	ACTIVE	VSON-CLIP	DMM	22	250	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	88599	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD88599Q5DC	VSON-CLIP	DMM	22	2500	330.0	15.4	6.3	5.3	1.2	8.0	12.0	Q2
CSD88599Q5DCT	VSON-CLIP	DMM	22	250	178.0	12.4	6.3	5.3	1.2	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD88599Q5DC	VSON-CLIP	DMM	22	2500	333.2	345.9	28.6
CSD88599Q5DCT	VSON-CLIP	DMM	22	250	180.0	180.0	79.0




4222731/B 07/2020

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
4. Tie bar size and position may vary.



LAND PATTERN EXAMPLE
SCALE:15X



SOLDER MASK DETAILS

4222731/B 07/2020

NOTES: (continued)


5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
6. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

DMM0022A

LSON-CLIP - 1.05 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024，德州仪器 (TI) 公司