

LMV7291 Single 1.8V Low Power Comparator with Rail-to-Rail Input

Check for Samples: [LMV7291](#)


FEATURES

- ($V_S = 1.8V$, $T_A = 25^\circ C$, Typical Values unless Specified)
- Single Supply
- Ultra Low Supply Current $9\mu A$ per Channel
- Low Input Bias Current $10nA$
- Low Input Offset Current $200pA$
- Low ensured V_{OS} $4mV$
- Propagation Delay $880ns$ ($20mV$ Overdrive)
- Input Common Mode Voltage Range $0.1V$ beyond Rails

APPLICATIONS

- Mobile Communications
- Laptops and PDA's
- Battery Powered Electronics
- General Purpose Low Voltage Applications

Typical Circuit


Figure 1. Threshold Detector


These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

Absolute Maximum Ratings ⁽¹⁾⁽²⁾

ESD Tolerance	
	2KV ⁽³⁾
	200V ⁽⁴⁾
V _{IN} Differential	±Supply Voltage
Supply Voltage (V ⁺ - V ⁻)	5.5V
Voltage at Input/Output pins	V ⁺ +0.1V, V ⁻ -0.1V
Soldering Information	
Infrared or Convection (20 sec.)	235°C
Wave Soldering (10 sec.)	260°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature ⁽⁵⁾	+150°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Human body model, 1.5kΩ in series with 100pF.
- (4) Machine Model, 0Ω in series with 200pF.
- (5) Typical values represent the most likely parametric norm.

Operating Ratings ⁽¹⁾

Operating Temperature Range ⁽²⁾	-40°C to +85°C
Package Thermal Resistance ⁽²⁾	
SC70	265°C/W

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.
- (2) The maximum power dissipation is a function of T_{J(MAX)}, θ_{JA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A)/θ_{JA}. All numbers apply for packages soldered directly into a PC board.

1.8V Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_J = 25^\circ\text{C}$, $V^+ = 1.8\text{V}$, $V^- = 0\text{V}$. **Boldface** limits apply at the temperature extremes. ⁽¹⁾

Symbol	Parameter	Condition	Min ⁽²⁾	Typ ⁽³⁾	Max ⁽²⁾	Units
V_{OS}	Input Offset Voltage			0.3	4 6	mV
TC V_{OS}	Input Offset Temperature Drift	$V_{CM} = 0.9\text{V}$ ⁽⁴⁾		10		$\mu\text{V}/\text{C}$
I_B	Input Bias Current			10		nA
I_{OS}	Input Offset Current			200		pA
I_S	Supply Current	LMV7291		9	12 14	μA
I_{SC}	Output Short Circuit Current	Sourcing, $V_O = 0.9\text{V}$	3.5	6		mA
		Sinking, $V_O = 0.9\text{V}$	4	6		
V_{OH}	Output Voltage High	$I_O = 0.5\text{mA}$	1.7	1.74		V
		$I_O = 1.5\text{mA}$	1.58	1.63		
V_{OL}	Output Voltage Low	$I_O = -0.5\text{mA}$		52	70	mV
		$I_O = -1.5\text{mA}$		166	220	
V_{CM}	Input Common Mode Voltage Range	CMRR > 45 dB			1.9	V
			-0.1			V
CMRR	Common Mode Rejection Ratio	$0 < V_{CM} < 1.8\text{V}$	47	78		dB
PSRR	Power Supply Rejection Ratio	$V^+ = 1.8\text{V}$ to 5V	55	80		dB
$I_{LEAKAGE}$	Output Leakage Current	$V_O = 1.8\text{V}$		2		pA

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where $T_J > T_A$. Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.
- (2) All limits are specified by testing or statistical analysis.
- (3) Typical values represent the most likely parametric norm.
- (4) Offset Voltage average drift determined by dividing the change in V_{OS} at temperature extremes into the total temperature change.

1.8V AC Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_J = 25^\circ\text{C}$, $V^+ = 1.8\text{V}$, $V^- = 0\text{V}$, $V_{CM} = 0.5\text{V}$, $V_O = V^+/2$ and $R_L > 1\text{M}\Omega$ to V^- . **Boldface** limits apply at the temperature extremes. ⁽¹⁾

Symbol	Parameter	Condition	Min ⁽²⁾	Typ ⁽³⁾	Max ⁽²⁾	Units
t_{PHL}	Propagation Delay (High to Low)	Input Overdrive = 20mV Load = 50pF//5k Ω		880		ns
		Input Overdrive = 50mV Load = 50pF//5k Ω		570		ns
t_{PLH}	Propagation Delay (Low to High)	Input Overdrive = 20mV Load = 50pF//5k Ω		1100		ns
		Input Overdrive = 50mV Load = 50pF//5k Ω		800		ns

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where $T_J > T_A$. Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.
- (2) All limits are specified by testing or statistical analysis.
- (3) Typical values represent the most likely parametric norm.

2.7V Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_J = 25^\circ\text{C}$, $V^+ = 2.7\text{V}$, $V^- = 0\text{V}$. **Boldface** limits apply at the temperature extremes. ⁽¹⁾

Symbol	Parameter	Conditions	Min ⁽²⁾	Typ ⁽³⁾	Max ⁽²⁾	Units
V_{OS}	Input Offset Voltage			0.3	4 6	mV
TC V_{OS}	Input Offset Temperature Drift	$V_{CM} = 1.35\text{V}$ ⁽⁴⁾		10		$\mu\text{V}/\text{C}$
I_B	Input Bias Current			10		nA
I_{OS}	Input offset Current			200		pA
I_S	Supply Current	LMV7291		9	13 15	μA
I_{SC}	Output Short Circuit Current	Sourcing, $V_O = 1.35\text{V}$	12	15		mA
		Sinking, $V_O = 1.35\text{V}$	12	15		
V_{OH}	Output Voltage High	$I_O = 0.5\text{mA}$	2.63	2.66		V
		$I_O = 2.0\text{mA}$	2.48	2.55		
V_{OL}	Output Voltage Low	$I_O = -0.5\text{mA}$		50	70	mV
		$I_O = -2\text{mA}$		155	220	
V_{CM}	Input Common Voltage Range	CMRR > 45dB			2.8	V
			-0.1			V
CMRR	Common Mode Rejection Ratio	$0 < V_{CM} < 2.7\text{V}$	47	78		dB
PSRR	Power Supply Rejection Ratio	$V^+ = 1.8\text{V}$ to 5V	55	80		dB
$I_{LEAKAGE}$	Output Leakage Current	$V_O = 2.7\text{V}$		2		pA

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where $T_J > T_A$. Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.
- (2) All limits are specified by testing or statistical analysis.
- (3) Typical values represent the most likely parametric norm.
- (4) Offset Voltage average drift determined by dividing the change in V_{OS} at temperature extremes into the total temperature change.

2.7V AC Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_J = 25^\circ\text{C}$, $V^+ = 2.7\text{V}$, $V^- = 0\text{V}$, $V_{CM} = 0.5\text{V}$, $V_O = V^+/2$ and $R_L > 1\text{M}\Omega$ to V^- . **Boldface** limits apply at the temperature extremes. ⁽¹⁾

Symbol	Parameter	Condition	Min ⁽²⁾	Typ ⁽³⁾	Max ⁽²⁾	Units
t_{PHL}	Propagation Delay (High to Low)	Input Overdrive = 20mV Load = 50pF//5k Ω		1200		ns
		Input Overdrive = 50mV Load = 50pF//5k Ω		810		ns
t_{PLH}	Propagation Delay (Low to High)	Input Overdrive = 20mV Load = 50pF//5k Ω		1300		ns
		Input Overdrive = 50mV Load = 50pF//5k Ω		860		ns

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where $T_J > T_A$. Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.
- (2) All limits are specified by testing or statistical analysis.
- (3) Typical values represent the most likely parametric norm.

5V Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_J = 25^\circ\text{C}$, $V^+ = 5\text{V}$, $V^- = 0\text{V}$. **Boldface** limits apply at the temperature extremes. ⁽¹⁾

Symbol	Parameter	Conditions	Min ⁽²⁾	Typ ⁽³⁾	Max ⁽²⁾	Units
V_{OS}	Input Offset Voltage			0.3	4 6	mV
TC V_{OS}	Input Offset Temperature Drift	$V_{CM} = 2.5\text{V}$ ⁽⁴⁾		10		$\mu\text{V}/\text{C}$
I_B	Input Bias Current			10		nA
I_{OS}	Input Offset Current			200		pA
I_S	Supply Current	LMV7291		10	14 16	μA
I_{SC}	Output Short Circuit Current	Sourcing, $V_O = 2.5\text{V}$	28	34		mA
		Sinking, $V_O = 2.5\text{V}$	28	34		
V_{OH}	Output Voltage High	$I_O = 0.5\text{mA}$	4.93	4.96		V
		$I_O = 4.0\text{mA}$	4.70	4.77		
V_{OL}	Output Voltage Low	$I_O = -0.5\text{mA}$		27	70	mV
		$I_O = -4.0\text{mA}$		225	300	
V_{CM}	Input Common Voltage Range	CMRR > 45dB			5.1	V
			-0.1			
CMRR	Common Mode Rejection Ratio	$0 < V_{CM} < 5.0\text{V}$	47	78		dB
PSRR	Power Supply Rejection Ratio	$V^+ = 1.8\text{V}$ to 5V	55	80		dB
$I_{LEAKAGE}$	Output Leakage Current	$V_O = 5\text{V}$		2		pA

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where $T_J > T_A$. Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.
- (2) All limits are specified by testing or statistical analysis.
- (3) Typical values represent the most likely parametric norm.
- (4) Offset Voltage average drift determined by dividing the change in V_{OS} at temperature extremes into the total temperature change.

5.0V AC Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_J = 25^\circ\text{C}$, $V^+ = 5.0\text{V}$, $V^- = 0\text{V}$, $V_{CM} = 0.5\text{V}$, $V_O = V^+/2$ and $R_L > 1\text{M}\Omega$ to V^- . **Boldface** limits apply at the temperature extremes. ⁽¹⁾

Symbol	Parameter	Condition	Min ⁽²⁾	Typ ⁽³⁾	Max ⁽²⁾	Units
t_{PHL}	Propagation Delay (High to Low)	Input Overdrive = 20mV Load = 50pF//5k Ω		2100		ns
		Input Overdrive = 50mV Load = 50pF//5k Ω		1380		ns
t_{PLH}	Propagation Delay (Low to High)	Input Overdrive = 20mV Load = 50pF//5k Ω		1800		ns
		Input Overdrive = 50mV Load = 50pF//5k Ω		1100		ns

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where $T_J > T_A$. Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.
- (2) All limits are specified by testing or statistical analysis.
- (3) Typical values represent the most likely parametric norm.


Connection Diagram

Figure 2. 5-Pin SC70 – Top View
See Package Number DCK

Typical Performance Characteristics

(T_A = 25°C, Unless otherwise specified).




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.

Typical Performance Characteristics (continued)

($T_A = 25^\circ\text{C}$, Unless otherwise specified).




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.

Typical Performance Characteristics (continued)

($T_A = 25^\circ\text{C}$, Unless otherwise specified).




Figure 15.




Figure 16.




Figure 17.




Figure 18.




Figure 19.




Figure 20.

Typical Performance Characteristics (continued)

($T_A = 25^\circ\text{C}$, Unless otherwise specified).




Figure 21.




Figure 22.




Figure 23.




Figure 24.




Figure 25.

APPLICATION NOTES

BASIC COMPARATOR

A comparator is often used to convert an analog signal to a digital signal. As shown in [Figure 26](#), the comparator compares an input voltage (V_{IN}) to a reference voltage (V_{REF}). If V_{IN} is less than V_{REF} , the output (V_O) is low. However, if V_{IN} is greater than V_{REF} , the output voltage (V_O) is high.




Figure 26. LMV7291 Basic Comparator

RAIL-TO-RAIL INPUT STAGE

The LMV7291 has an input common mode voltage range (V_{CM}) of $-0.1V$ below the V^- to $0.1V$ above V^+ . This is achieved by using paralleled PNP and NPN differential input pairs. When the V_{CM} is near V^+ , the NPN pair is on and the PNP pair is off. When the V_{CM} is near V^- , the NPN pair is off and the PNP pair is on. The crossover point between the NPN and PNP input stages is around $950mV$ from V^+ . Since each input stage has its own offset voltage (V_{OS}), the V_{OS} of the comparator becomes a function of the V_{CM} . See [Figure 3](#), [Figure 4](#), and [Figure 5](#) in [Typical Performance Characteristics](#). In application design, it is recommended to keep the V_{CM} away from the crossover point to avoid problems. The wide input voltage range makes LMV7291 ideal in power supply monitoring circuits, where the comparators are used to sense signals close to gnd and power supplies.

OUTPUT STAGE

The LMV7291 has a push-pull output stage. This output stage keeps the total system power consumption to the absolute minimum. The only current consumed is the low supply current and the current going directly into the load. When output switches, both PMOS and NMOS at the output stage are on at the same time for a very short time. This allows current to flow directly between V^+ and V^- through output transistors. The result is a short spike of current (shoot-through current) drawn from the supply and glitches in the supply voltages. The glitches can spread to other parts of the board as noise. To prevent the glitches in supply lines, power supply bypass capacitors must be installed. See [CIRCUIT TECHNIQUES FOR AVOIDING OSCILLATIONS IN COMPARATOR APPLICATIONS](#) for details.

HYSTERESIS

It is a standard procedure to use hysteresis (positive feedback) around a comparator, to prevent oscillation, and to avoid excessive noise on the output because the comparator is a good amplifier of its own noise.

Inverting Comparator with Hysteresis

The inverting comparator with hysteresis requires a three resistor network that are referenced to the supply voltage V_{CC} of the comparator ([Figure 27](#)). When V_{IN} at the inverting input is less than V_A , the voltage at the non-inverting node of the comparator ($V_{IN} < V_A$), the output voltage is high (for simplicity assume V_O switches as high as V_{CC}). The three network resistors can be represented as $R_1 || R_3$ in series with R_2 . The lower input trip voltage V_{A1} is defined as

$$V_{A1} = \frac{V_{CC} R_2}{(R_1 || R_3) + R_2} \tag{1}$$

When V_{IN} is greater than V_A ($V_{IN} > V_A$), the output voltage is low and very close to ground. In this case the three network resistors can be presented as R_2/R_3 in series with R_1 . The upper trip voltage V_{A2} is defined as

$$V_{A2} = \frac{V_{CC} (R_2 || R_3)}{R_1 + (R_2 || R_3)} \tag{2}$$

The total hysteresis provided by the network is defined as

$$\Delta V_A = V_{A1} - V_{A2} \tag{3}$$

A good typical value of ΔV_A would be in the range of 5 to 50 mV. This is easily obtained by choosing R_3 as 1000 to 100 times $(R_1 || R_2)$ for 5V operation, or as 300 to 30 times $(R_1 || R_2)$ for 1.8V operation.




Figure 27. Inverting Comparator with Hysteresis

Non-Inverting Comparator with Hysteresis

A non-inverting comparator with hysteresis requires a two resistor network, and a voltage reference (V_{REF}) at the inverting input (Figure 28). When V_{IN} is low, the output is also low. For the output to switch from low to high, V_{IN} must rise up to V_{IN1} , where V_{IN1} is calculated by

$$V_{in1} = \frac{V_{ref} (R_1 + R_2)}{R_2} \tag{4}$$

When V_{IN} is high, the output is also high. To make the comparator switch back to its low state, V_{IN} must equal V_{REF} before V_A will again equal V_{REF} . V_{IN} can be calculated by:

$$V_{in2} = \frac{V_{ref}(R_1 + R_2) - V_{CC}R_1}{R_2} \tag{5}$$

The hysteresis of this circuit is the difference between V_{IN1} and V_{IN2} .

$$\Delta V_{IN} = V_{CC}R_1/R_2 \tag{6}$$




Figure 28. Non-Inverting Comparator with Hysteresis

CIRCUIT TECHNIQUES FOR AVOIDING OSCILLATIONS IN COMPARATOR APPLICATIONS

Feedback to almost any pin of a comparator can result in oscillation. In addition, when the input signal is a slow voltage ramp or sine wave, the comparator may also burst into oscillation near the crossing point. To avoid oscillation or instability, PCB layout should be engineered thoughtfully. Several precautions are recommended:

1. Power supply bypassing is critical, and will improve stability and transient response. Resistance and inductance from power supply wires and board traces increase power supply line impedance. When supply current changes, the power supply line will move due to its impedance. Large enough supply line shift will cause the comparator to mis-operate. To avoid problems, a small bypass capacitor, such as 0.1µF ceramic, should be placed immediately adjacent to the supply pins. An additional 6.8µF or greater tantalum capacitor should be placed at the point where the power supply for the comparator is introduced onto the board. These capacitors act as an energy reservoir and keep the supply impedance low. In dual supply application, a 0.1µF capacitor is recommended to be placed across V^+ and V^- pins.
2. Keep all leads short to reduce stray capacitance and lead inductance. It will also minimize any unwanted coupling from any high-level signals (such as the output). The comparators can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator changes states. Try to avoid a long loop which could act as an inductor (coil).
3. It is a good practice to use an unbroken ground plane on a printed circuit board to provide all components with a low inductive ground connection. Make sure ground paths are low-impedance where heavier currents are flowing to avoid ground level shift. Preferably there should be a ground plane under the component.
4. The output trace should be routed away from inputs. The ground plane should extend between the output and inputs to act as a guard.

5. When the signal source is applied through a resistive network to one input of the comparator, it is usually advantageous to connect the other input with a resistor with the same value, for both DC and AC consideration. Input traces should be laid out symmetrically if possible.
6. All pins of any unused comparators should be tied to the negative supply.

Typical Applications

POSITIVE PEAK DETECTOR

A positive peak detect circuit is basically a comparator operated in a unity gain follower configuration, with a capacitor as a load to maintain the highest voltage. A diode is added at the output to prevent the capacitor from discharging through the output, and a $1\text{M}\Omega$ resistor added in parallel to the capacitor to provide a high impedance discharge path. When the input V_{IN} increases, the inverting input of the comparator follows it, thus charging the capacitor. When it decreases, the cap discharges through the $1\text{M}\Omega$ resistor. The decay time can be modified by changing the resistor. The output should be accessed through a follower circuit to prevent loading.




Figure 29. Positive Peak Detector

NEGATIVE PEAK DETECTOR

For the negative detector, the output transistor of the comparator acts as a low impedance current sink. Since there is no pull-up resistor, the only discharge path will be the $1\text{M}\Omega$ resistor and any load impedance used. Decay time is changed by varying the $1\text{M}\Omega$ resistor.




Figure 30. Negative Peak Detector

SQUARE WAVE GENERATOR

A typical application for a comparator is as a square wave oscillator. The circuit below generates a square wave whose period is set by the RC time constant of the capacitor C_1 and resistor R_4 . The maximum frequency is limited by the large signal propagation delay of the comparator, and by the capacitive loading at the output, which limits the output slew rate.




Figure 31. Squarewave Oscillator

To analyze the circuit, consider it when the output is high. That implies that the inverted input (V_C) is lower than the non-inverting input (V_A). This causes the C_1 to get charged through R_4 , and the voltage V_C increases till it is equal to the non-inverting input. The value of V_A at this point is

$$V_{A1} = \frac{V_{CC} \cdot R_2}{R_2 + R_1 \parallel R_3} \quad (7)$$

If $R_1 = R_2 = R_3$ then $V_{A1} = 2V_{CC}/3$

At this point the comparator switches pulling down the output to the negative rail. The value of V_A at this point is

$$V_{A2} = \frac{V_{CC} (R_2 \parallel R_3)}{R_1 + (R_2 \parallel R_3)} \quad (8)$$

If $R_1 = R_2 = R_3$ then $V_{A2} = V_{CC}/3$

The capacitor C_1 now discharges through R_4 , and the voltage V_C decreases till it is equal to V_{A2} , at which point the comparator switches again, bringing it back to the initial stage. The time period is equal to twice the time it takes to discharge C_1 from $2V_{CC}/3$ to $V_{CC}/3$, which is given by $R_4 C_1 \cdot \ln 2$. Hence the formula for the frequency is:

$$F = 1/(2 \cdot R_4 \cdot C_1 \cdot \ln 2)$$

REVISION HISTORY

Changes from Revision D (March 2013) to Revision E	Page
• Changed layout of National Data Sheet to TI format	15

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMV7291MG	OBSOLETE	SC70	DCK	5		TBD	Call TI	Call TI	-40 to 85	C36	
LMV7291MG/NOPB	ACTIVE	SC70	DCK	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	C36	Samples
LMV7291MGX/NOPB	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	C36	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV7291MG/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV7291MGX/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV7291MG/NOPB	SC70	DCK	5	1000	208.0	191.0	35.0
LMV7291MGX/NOPB	SC70	DCK	5	3000	208.0	191.0	35.0

EXAMPLE BOARD LAYOUT


DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X



SOLDER MASK DETAILS

4214834/F 08/2024

NOTES: (continued)


7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE: 18X

4214834/F 08/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated