

# 具有集成开关和缓冲器的 250MHz, CMOS 转阻放大器 (TIA)

查询样品: OPA1S2384, OPA1S2385

#### 特性

- 宽带宽: 250MHz
- 高转换率: 150V/µs
- 轨到轨输入/输出(I/O)
- 快速稳定
- 低输入偏置电流: 3pA
- 高输入阻抗: 10<sup>13</sup>Ω || 2pF
- SPST 开关:
  - 低导通电阻: 4Ω
  - 低电荷注入: 1pC
  - 低泄漏电流: 10pA
- 灵活配置:
  - 转阻增益
  - 外部保持电容
  - 后级增益
- 单电源: +2.7V 至 +5.5V
- 静态电流: 9.2mA
- 小型封装: 3mm x 3mm 小外形尺寸无引线 (SON)-10 封装
- OPA1S2384: 内部开关高电平有效
- OPA1S2385: 内部开关低电平有效

#### 应用范围

- 通信:
  - 光网络: 以太无源光网络 (EPON), 千兆无源光 网络 (GPON)
  - 信号强度监视器
  - 突发模式信号接收强度指示器 (RSSI)
- 光二极管监视
- 快速采样保持电路
- 电荷放大器
- 高速积分器

#### 说明

OPA1S2384 和 OPA1S2385 (OPA1S238x) 将高带宽,场效应晶体管 (FET) 输入运算放大器与一个快速 SPST COMS 开关组合在一起,设计用于需要跟踪和捕捉快速信号的应用。


ZHCSAM4A - DECEMBER 2012-REVISED JUNE 2013

通过提供一个运行在单电源下的 250MHz 增益带宽产品和轨到轨输入/输出开关,OPA1S238x 可同时实现宽带转阻增益和大输出信号摆幅。 低输入偏置电流和电压噪声 (6nV/√Hz) 使得它可以放大极低电平的输入信号以实现最大的信噪比。

OPA1S238x 的特点使得此器件非常适合被用作一个宽带光二极管放大器。

此外,CMOS 开关和其后的缓冲放大器使 OPA1S238x 可被简单配置为一个快速采样保持电路。 外部保持电容器和后级增益选项使得 OPA1S238x 可轻松适应宽范围的速度和准确度要求。 请注意,OPA1S2384 使用一个逻辑高电平信号来关闭内部开关,而 OPA1S2385 使用一个低电平信号来关闭内部开关。

OPA1S238x 针对低压运行(低至 +2.7V)到高达 +5.5V 电压运行进行了优化。这些器件的额定温度范围 为 -40℃ 至 +85℃。



(1) OPA1S2384 内部开关高电平有效;而 OPA1S2385 内部开关低电平有效。

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### PACKAGE INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER
OPA1S2384	SON-10	DRC	-40°C to +85°C	OVAQ	OPA1S2384IDRCT
UPA 152364	SON-10	DRC	-40°C (0 +65°C	OVAQ	OPA1S2384IDRCR
OPA1S2385	SON-10	DRC	-40°C to +85°C	OUZQ	OPA1S2385IDRCT
OFA152300	SON-10	DRC	-40 C (0 +65°C	OUZQ	OPA1S2385IDRCR

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the product folder at www.ti.com.

### **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating free-air temperature range (unless otherwise noted).

·	·	OPA1S238x	UNIT			
Supply voltage, V+ to V-		6	V V MA MA			
Signal input terminals, op amp	Voltage <sup>(2)</sup>	(V-) - 0.3 to (V+) + 0.3	V			
section	Current <sup>(2)</sup>	±10	mA			
On-state switch current; V <sub>IN S</sub> , V <sub>+</sub>	IN B = 0 to V+	±20 m/				
Output (OUT A, OUT B) short-cir	cuit current <sup>(3)</sup>	Continuous				
Digital input voltage range (SC pi	n)	-0.3 to +6	V			
Digital input clamp current (SC pi	n)	-50	mA			
Operating temperature, T <sub>A</sub>		-40 to +125	°C			
Storage temperature, T <sub>stg</sub>		-65 to +150	°C			
Junction temperature, T <sub>J</sub>		+150	°C			
Electrostatic discharge (ESD)	Human body model (HBM)	4000	V			
	Charged-device model (CDM)	1000	V			

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

<sup>(2)</sup> Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current limited to 10 mA or less.

<sup>(3)</sup> Short-circuit to ground, one amplifier per package.



## ELECTRICAL CHARACTERISTICS: Amplifier Section, $V_{SS} = +2.7 \text{ V to } +5.5 \text{ V}^{(1)(2)}$

			OPA1S238x MIN TYP			
	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET \	/OLTAGE				·	
V <sub>os</sub>	Input offset voltage			2	8	mV
ΔV <sub>OS/</sub> ΔΤ	Input offset voltage vs temperature	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		6		μV/°C
PSRR	Input offset voltage vs power supply	$V_{CM} = (V_S / 2) - 0.65 \text{ V}$		0.2	0.8	mV/V
	Channel separation	f = 5 MHz		33		μV/V
INPUT VO	LTAGE RANGE					
V <sub>CM</sub>	Common-mode voltage range	No phase reversal, rail-to-rail input	(V-) - 0.1	('	V+) + 0.1	V
CMDD	0	V <sub>S</sub> = 5.5 V, (V–) – 0.1 V < V <sub>CM</sub> < (V+) – 2 V	66	80		dB
CMRR	Common-mode rejection ratio	$V_S = 3.3 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+) + 0.1 \text{ V}$	50	68		dB
INPUT BIA	AS CURRENT					
I <sub>B</sub>	Input bias current			±3	±50	pA
los	Input offset current			±1	±50	pA
NOISE					•	
	land anima della d	f = 1 MHz		6		nV/√Hz
	Input noise voltage density	f = 10 MHz		26		nV/√Hz
	Input current noise density	f = 1 MHz		50		fA/√Hz
INPUT CA	PACITANCE				·	
	Differential			2		pF
	Common-mode			2		pF
OPEN-LO	OP GAIN				·	
		$V_S = 2.7 \text{ V}, 0.3 \text{ V} < V_O < (V+) - 0.3 \text{ V}, R_L = 1 \text{ k}\Omega$	88	100		dB
A <sub>OL</sub>	Open-loop voltage gain	$V_S = 5.5 \text{ V}, 0.3 \text{ V} < V_O < (V+) - 0.3 \text{ V}, R_L = 1 \text{ k}\Omega$	90	110		dB
AOL	Open-100p Voltage gain	$T_A = -40$ °C to +85°C $V_S = 5.5$ V, 0.3 V < $V_O$ < (V+) - 0.3 V, $R_L = 1$ kΩ	84			dB
FREQUEN	ICY RESPONSE					
		$V_S = 3.3 \text{ V}, R_L = 1 \text{ k}\Omega, C_L = 10 \text{ pF}, G = 10$		90		MHz
	Gain bandwidth product	$V_S = 5.0 \text{ V}, R_L = 1 \text{ k}\Omega, C_L = 10 \text{ pF}, G = 10$		100		MHz
	0 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	$V_S = 5.0 \text{ V}, G = 1, V_O = 0.1 \text{ V}_{PP}, R_F = 25 \Omega$		250		MHz
	Small-signal bandwidth	$V_S = 5.0 \text{ V}, G = 2, V_O = 0.1 \text{ V}_{PP}, R_F = 25 \Omega$		90		MHz
		V <sub>S</sub> = 3.3 V, G = 1, 2-V step		110		V/µs
SR	Slew rate	V <sub>S</sub> = 5 V, G = 1, 2-V step		130		V/µs
		V <sub>S</sub> = 5 V, G = 1, 4-V step		150		V/µs
t <sub>r</sub>	Rise time	V <sub>S</sub> = 5 V, G = 1, V <sub>O</sub> = 2 V <sub>PP</sub> , 10% to 90%		11		ns
t <sub>f</sub>	Fall time	V <sub>S</sub> = 5 V, G = 1, V <sub>O</sub> = 2 V <sub>PP</sub> , 90% to 10%		11		ns
		To 0.1%, V <sub>S</sub> = 3.3 V, G = 1, 2-V step		30		ns
t <sub>s</sub>	Settling time	To 0.01%, V <sub>S</sub> = 3.3 V, G = 1, 2-V step		60		ns
	Overload recovery time	$V_S = 3.3 \text{ V}, V_{IN} \times \text{gain} = V_S$		5		ns
OUTPUT		-			I	
	Voltage output swing from supply rails	$V_{S} = 5.5 \text{ V}, R_{L} = 1 \text{ k}\Omega$		100		mV
		V <sub>S</sub> = 5.0 V		100		mA
	Short-circuit current	V <sub>S</sub> = 3.3 V		50		mA
	Closed-loop output impedance	-		0.05		Ω
	Open-loop output impedance			35		Ω

<sup>(1)</sup> Parameters with MIN and MAX specification limits are 100% production tested at +25°C, unless otherwise noted. Over temperature limits are based on characterization and statistical analysis.

<sup>(2)</sup> Specified by design and/or characterization; not production tested.



## ELECTRICAL CHARACTERISTICS: Amplifier Section, $V_{SS} = +2.7 \text{ V}$ to +5.5 $V^{(1)(2)}$ (continued)

At  $T_A = +25$ °C,  $R_L = 1$  k $\Omega$  connected to  $V_S$  / 2, and  $V_O = V_{CM} = V_S$  / 2, unless otherwise noted.

			OP	OPA1S238x			
	PARAMETER	CONDITIONS	MIN	TYP MAX	K UNIT		
POWE	R SUPPLY						
Vs	Operating supply range		2.7	5.	5 V		
IQ	Quiescent current (per amplifier)	$V_S = 5.5 \text{ V}, I_O = 0 \text{ mA}$		9.2 1	2 mA		
TEMPE	RATURE						
	Specified range		-40	+8	5 °C		
	Operating range		-40	+12	5 °C		
	Storage range		-65	+15	o °C		

### **ELECTRICAL CHARACTERISTICS: Switch Section<sup>(1)</sup>**

At  $T_A = +25$ °C and  $V_S = 3.3$  V, unless otherwise noted.

			OF		UNIT	
	PARAMETER	CONDITIONS	MIN	MIN TYP		
DC			-		<u>'</u>	
	Analog voltage range	V <sub>S</sub> = 2.7 V to 5.5 V	0		V+	V
R <sub>on</sub>	On-state resistance	V <sub>IN</sub> = V+ / 2, I <sub>COM</sub> = 10 mA		4	16	Ω
I <sub>lkg</sub>	Off-state leakage current	$V_{IN} = V + / 2$ , $V_{+IN B} = 0 V$	-0.5	0.01	0.5	nA
DYNAMI	С					
t <sub>ON</sub>	Turn-on time	$V_{IN} = V + / 2$ , $C_L = 35$ pF, $R_L = 300 \Omega$		20		ns
t <sub>OFF</sub>	Turn-off time	$V_{IN} = V + / 2$ , $C_L = 35$ pF, $R_L = 300 \Omega$		15		ns
Q <sub>C</sub>	Charge injection	C <sub>L</sub> = 1 nF, V <sub>BIAS</sub> = 4 V		1		рС
BW	Bandwidth	Signal = 0 dBm (0.632 mV <sub>PP</sub> , 50 $\Omega$ )		450		MHz
	Off isolation	$f = 1$ MHz, signal = 1 Vrms, 50 $\Omega$		-82		dB
	Off capacitance (IN_S)	Switch open, f = 1 MHz, V <sub>BIAS</sub> = 0 V		6.5		pF
	Off capacitance (+IN_B)	Switch open, f = 1 MHz, V <sub>BIAS</sub> = 0 V		8.5		pF
	On capacitance (IN_S)	Switch closed, f = 1 MHz, V <sub>BIAS</sub> = 0 V		13		pF
	On capacitance (+IN_B)	Switch closed, f = 1 MHz, V <sub>BIAS</sub> = 0 V		15		pF
DIGITAL	CONTROL INPUT (SC pin)					
	High level in and make an	$V_S = 5.5 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	2.4		V <sub>S+</sub>	V
$V_{IH}$	High-level input voltage	$V_S = 3.3 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	2.0		V <sub>S+</sub>	V
V <sub>IL</sub>	Low-level input voltage		0		0.9	V
	Innut looke as aument	V <sub>IN S</sub> = V+ or 0 V	-0.5	0.01	0.5	μΑ
I <sub>lkg(SC)</sub>	Input leakage current	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	-5		5	μA
	Input capacitance			3		pF

<sup>(1)</sup> Parameters with MIN and MAX specification limits are 100% production tested at +25°C, unless otherwise noted. Over temperature limits are based on characterization and statistical analysis.

#### THERMAL INFORMATION


		OPA1S238x	
	THERMAL METRIC <sup>(1)</sup>	DRC (SON)	UNITS
		10 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	46.2	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	53.8	
$\theta_{JB}$	Junction-to-board thermal resistance	21.7	9000
ΨЈТ	Junction-to-top characterization parameter	1.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	21.9	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	6.1	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



#### **PIN CONFIGURATION**


#### DRC PACKAGE DFN-10 (TOP VIEW)



### **PIN DESCRIPTIONS**

PI	N	
NAME	NO.	DESCRIPTION
+IN A	4	Noninverting input of amplifier channel A
–IN A	3	Inverting input of amplifier channel A
+IN B	6	Noninverting input of amplifier channel B
–IN B	7	Inverting input of amplifier channel B
IN S	2	Switch input
OUT A	1	Voltage output of amplifier channel A
OUT B	8	Voltage output of amplifier channel B
SC	10	Switch control pin. This logic input pin controls the SPST switch operation. For the OPA1S2384, a logic-low signal opens the switch and a logic-high signal closes the switch. For the OPA1S2385, a logic-low signal closes the switch and a logic high signal opens the switch.
V+	9	Positive supply voltage pin. Connect this pin to a voltage +2.7V to +5.5V.
V-	5	Negative supply voltage pin. Connect this pin to the ground (0 V) rail of the single-supply system power supply.

#### **FUNCTIONAL BLOCK DIAGRAM**



(1) The OPA1S2384 internal switch is active high; the OPA1S2385 internal switch is active low.



## **TYPICAL CHARACTERISTICS**

## **Table 1. Characteristic Performance Measurements**

TITLE	FIGURE
Offset Voltage Production Distribution	Figure 1
Common-Mode Rejection Ratio and Power-Supply Rejection Ratio vs Frequency	Figure 2
Input Bias Current vs Temperature	Figure 3
Input Voltage and Current Noise Spectral Density vs Frequency	Figure 4
Open-Loop Gain and Phase	Figure 5
Noninverting Small-Signal Frequency Response	Figure 6
Inverting Small-Signal Frequency Response	Figure 7
Noninverting Small-Signal Step Response	Figure 8
Noninverting Large-Signal Step Response	Figure 9
Frequency Response for Various R <sub>L</sub>	Figure 10
Frequency Response for Various C <sub>L</sub>	Figure 11
Recommended R <sub>S</sub> vs Capacitive Load	Figure 12
Output Voltage Swing vs Output Current	Figure 13
OPEN-Loop Gain vs Temperature	Figure 14
Closed-Loop Output Impedance vs Frequency	Figure 15
Maximum Output Voltage vs Frequency	Figure 16
Output Settling Time to 0.1%	Figure 17
Supply Current vs Temperature	Figure 18
R <sub>ON</sub> vs Temperature	Figure 19
R <sub>ON</sub> vs V <sub>COM</sub>	Figure 20
Leakage Current vs Temperature	Figure 21
Charge-Injection (Q <sub>C</sub> ) vs V <sub>COM</sub>	Figure 22
t <sub>ON</sub> and t <sub>OFF</sub> vs Supply Voltage	Figure 23
$t_{ON}$ and $t_{OFF}$ vs Temperature (V+ = 5 V)	Figure 24
Gain vs Frequency	Figure 25
Off Isolation vs Frequency	Figure 26



#### TYPICAL CHARACTERISTICS





Figure 1. OFFSET VOLTAGE PRODUCTION DISTRIBUTION






Figure 3. INPUT BIAS CURRENT vs TEMPERATURE




Figure 4. INPUT VOLTAGE AND CURRENT NOISE SPECTRAL DENSITY vs FREQUENCY




Figure 5. OPEN-LOOP GAIN AND PHASE




Figure 6. NONINVERTING SMALL-SIGNAL FREQUENCY RESPONSE






Figure 7. INVERTING SMALL-SIGNAL FREQUENCY RESPONSE




Figure 8. NONINVERTING SMALL-SIGNAL STEP RESPONSE




Figure 9. NONINVERTING LARGE-SIGNAL STEP RESPONSE




Figure 10. FREQUENCY RESPONSE FOR VARIOUS  $R_{\mathsf{L}}$ 




Figure 11. FREQUENCY RESPONSE FOR VARIOUS  $C_{\mathsf{L}}$ 




Figure 12. RECOMMENDED R<sub>S</sub> vs CAPACITIVE LOAD






Figure 13. OUTPUT VOLTAGE SWING vs OUTPUT CURRENT




Figure 14. OPEN-LOOP GAIN vs TEMPERATURE




Figure 15. CLOSED-LOOP OUTPUT IMPEDANCE vs FREQUENCY




Figure 16. MAXIMUM OUTPUT VOLTAGE vs FREQUENCY




Figure 17. OUTPUT SETTLING TIME TO 0.1%




Figure 18. SUPPLY CURRENT vs TEMPERATURE (Vs = 5.5 V, I\_O = 0 mA)








Figure 19. Ron vs TEMPERATURE








Figure 22. CHARGE-INJECTION ( $Q_C$ ) vs  $V_{COM}$ 




Figure 23.  $t_{ON}$  AND  $t_{OFF}$  vs SUPPLY VOLTAGE




Figure 24. t<sub>ON</sub> AND t<sub>OFF</sub> vs TEMPERATURE (V+ = 5 V)






Figure 25. GAIN vs FREQUENCY




Figure 26. OFF ISOLATION vs FREQUENCY



#### APPLICATION INFORMATION

## **OPERATING VOLTAGE**

The OPA1S238x operates over a power-supply range of +2.7 V to +5.5 V. Supply voltages higher than +6 V (absolute maximum) can permanently damage the device. Parameters that vary over supply voltage or over temperature are shown in the *Typical Characteristics* section of this data sheet.

#### **INPUT VOLTAGE**

The OPA1S238x input common-mode voltage range extends 0.1 V beyond the supply rails. Under normal operating conditions, the input bias current is approximately 3 pA. Input voltages exceeding the supply voltage can cause excessive current to flow into or out of the input pins. If there is a possibility that this operating condition may occur, the inputs must be protected. Momentary voltages that exceed the supply voltage can be tolerated if the input current is limited to 10 mA. This limitation is easily accomplished with an input resistor between the signal and the input pin of the device.

#### **OUTPUT VOLTAGE**

Rail-to-rail output is achieved by using a class AB output stage with common-source transistors. For high-impedance loads (>  $200 \Omega$ ), the output voltage swing is typically 100 mV from the supply rails. With  $10-\Omega$  loads, a useful output swing can be achieved while maintaining high open-loop gain; see Figure 13.

#### **OUTPUT DRIVE**

The OPA1S238x output stage can supply a continuous output current of ±100 mA and still provide approximately 2.7 V of output swing on a 5-V supply; see Figure 13.

The OPA1S238x provides peak currents of up to 200 mA, which corresponds to the typical short-circuit current. Therefore, an on-chip thermal shutdown circuit is provided to protect the OPA1S238x from dangerously-high junction temperatures. At +160°C, the protection circuit shuts down the amplifier. Normal operation resumes when the junction temperature cools to below +140°C.

#### **CAPACITIVE LOAD AND STABILITY**

The OPA1S238x can drive a wide range of capacitive loads. However, all op amps can become unstable under certain conditions. Op amp configuration, gain, and load value are just a few of the factors to consider when determining stability. An op amp in a unity-gain configuration is most susceptible to the effects of capacitive loading. The capacitive load reacts with the op amp output resistance, along with any additional load resistance, to create a pole in the small-signal response that degrades the phase margin; see Figure 12 for details.

The OPA1S238x topology enhances its ability to drive capacitive loads. In unity gain, these op amps perform well with large capacitive loads. See Figure 10 and Figure 11 for details.

One method of improving capacitive load drive in the unity-gain configuration is to insert a  $10-\Omega$  to  $20-\Omega$  resistor in series with the output. This resistor significantly reduces ringing with large capacitive loads. For details about stability with certain output capacitors, see Figure 11. However, if there is a resistive load in parallel with the capacitive load,  $R_S$  creates a voltage divider. This voltage divider introduces a dc error at the output and slightly reduces output swing. This error may be insignificant. For instance, with  $R_L = 10~k\Omega$  and  $R_S = 20~\Omega$ , there is only about a 0.2% error at the output.

#### WIDEBAND TRANSIMPEDANCE AMPLIFIER

Wide bandwidth, low input bias current and low current noise make the OPA1S238x an ideal wideband, photodiode, transimpedance amplifier for low-voltage, single-supply applications. Low-voltage noise is important because photodiode capacitance causes the effective noise gain of the circuit to increase at high frequencies.

#### **POWER DISSIPATION**

Power dissipation depends on power-supply voltage, signal, and load conditions. With dc signals, power dissipation is equal to the product of output current times the voltage across the conducting output transistor. Power dissipation can be minimized by using the lowest possible power-supply voltage necessary to assure the required output voltage swing.



For resistive loads, the maximum power dissipation occurs at a dc output voltage of one-half the power-supply voltage. Dissipation with ac signals is lower. Application bulletin AB-039 (SBOA022), *Power Amplifier Stress and Power Handling Limitations*, explains how to calculate or measure power dissipation with unusual signals and loads, and is available for download at www.ti.com.

Repeated activation of the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to +150°C, maximum. To estimate the margin of safety in a complete design, increase the ambient temperature until the thermal protection is triggered at +160°C. However, for reliable operation, design your system to operate at a maximum of 35°C below the thermal protection trigger temperature (that is, +125°C or less).

#### TYPICAL APPLICATIONS

The following sections show typical applications of the OPA1S238x and explain their basic functionality.

#### **Signal Strength Detection**

The OPA1S238x can be used to detect the signal strength of a fast changing optical signal. Figure 27 shows a simplified circuit for this application.

Optical sensors like photodiodes often generate a current that is proportional to the amount of light detected by these sensors. The current generated by this sensor is represented by the current source  $I_{IN}$ , as shown in Figure 27. One of the OPA1S238x op amps is configured in a transimpedance configuration. If it is assumed that this op amp behaves like an ideal op amp, then all the current generated by  $I_{IN}$  flows through R1 and generates a voltage drop of  $I_{IN} \times R1$ . The voltage at the output of this op amp can then be calculated by  $V_{TIA} = V_{BIAS} + I_{IN} \times R1$ . This calulation assumes ideal components.

In real-life applications, the current generated by  $I_{IN}$  can change very quickly. The current at a specific point in time can be measured by using the internal switch of the OPA1S238x. When the switch is closed, the C2 capacitor is charged to the output voltage level of the first amplifier ( $V_{TIA}$ ). By opening the switch, the output is disconnected from C2, and the voltage at the noninverting terminal of the second op amp remains at the same voltage level as when the switch was opened. The second op amp is configured in a buffer configuration and prevents the C2 capacitor from being discharged by a load at the  $V_{OUT}$  terminal.




Figure 27. Signal Strength Detection



#### Sample and Hold

The OPA1S238x can be used in a basic sample-and-hold configuration. Figure 28 shows the simplified circuit for this application.




Figure 28. Sample-and-Hold Circuit

This sample-and-hold circuit can be used to sample the  $V_{IN}$  voltage at a specific point in time and hold it at  $V_{OUT}$ . This functionality is especially useful when fast-moving signals must be digitized.

When the switch connecting the two op amps is closed, the circuit operates in *track mode*. In track mode, if ideal components are assumed, the voltage at  $V_{OUT}$  follows the voltage at  $V_{IN}$ , only delayed by a filter consisting of R1 and C1.

As soon as the internal switch is opened, the output voltage no longer follows the input voltage. If ideal components are assumed again, the change in C1 remains constant and voltage at  $V_{OUT}$  reflects the voltage at  $V_{IN}$  at the moment that the switch was opened.

The values of R1 and C1 must be chosen depending on the bandwidth of the input signal, the sample time, and the hold time. Long hold times require larger capacitors in order to reduce the error from any leakage currents coming out of C1. Short sample times require smaller capacitors to allow for fast settling. It is important to choose the R1 value according to Figure 12 to prevent ringing or excessive damping, and to include the influence of switch on resistance in this selection.

There are several error sources that should be considered when designing a sample-and-hold circuit. The most important ones are:

- **Aperture Time** is the time required for a switch to open and remove the charging signal from the capacitor after the mode control signal has changed from sample to hold.
- **Effective Aperture Time** is the difference in propagation delay times of the analog signal and the mode control signal from their respective input pins to the switch.
- Charge Offset is the output voltage change that results from a charge transfer into the hold capacitor through stray capacitance when Hold mode is enabled.
- **Droop Rate** is the change in output voltage over time during Hold mode as a result of hold capacitor leakage, switch leakage, and bias current of the output amplifier.
- Drift Current is the net leakage current affecting the hold capacitor during Hold mode.
- **Hold Mode Feedthrough** is the fraction of the input signal that appears at the output while in Hold mode. It is primarily a function of switch capacitance, but may also be increased by poor layout practices.
- Hold Mode Settling Time is the time required for the sample-to-hold transient to settle within a specified error band.



## **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Original (December 2012) to Revision A	Page
•	Changed 文档状态从产品结构改为生产数据	1
•	Changed 单刀单掷 (SPST) 开关特性着重号的第一个子着重号	1
•	Changed	
•	Added 最后两个特性着重号	
•	Changed 首页图形脚注	1
•	Moved OPA1S2384 to Production Data	2
•	Deleted transport media column from Package Information table	2
•	Deleted second footnote from Package Information table	2
•	Changed title of Electrical Characteristics: Amplifier Section table	3
•	Changed Offset Voltage, Channel separation parameter	
•	Changed Power Supply, I <sub>Q</sub> parameter	4
•	Changed DC, Analog voltage range parameter maximum specification and Ron parameter typical specification	4
•	Changed Dynamic, Q <sub>C</sub> parameter test conditions	4
•	Changed block diagram footnote	
•	Added curve summary table	6
•	Updated Figure 3	7
•	Updated Figure 18	9

www.ti.com 20-Jul-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA1S2384IDRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	(6) NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	OVAQ	Commiss
											Samples
OPA1S2384IDRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	OVAQ	Samples
OPA1S2385IDRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	OUZQ	Samples
OPA1S2385IDRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	OUZQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

www.ti.com 20-Jul-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA1S2384IDRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA1S2384IDRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA1S2385IDRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA1S2385IDRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com 25-Sep-2024



#### \*All dimensions are nominal

7 III dilitoriorio di o riorimici							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA1S2384IDRCR	VSON	DRC	10	3000	356.0	356.0	35.0
OPA1S2384IDRCT	VSON	DRC	10	250	210.0	185.0	35.0
OPA1S2385IDRCR	VSON	DRC	10	3000	356.0	356.0	35.0
OPA1S2385IDRCT	VSON	DRC	10	250	210.0	185.0	35.0

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司