

高精度、低噪声运算放大器

 查询样品: [OPA2227-EP](#)

特性


- 低噪声: $3 \text{ nV}/\sqrt{\text{Hz}}$
- 宽带宽: **8 MHz**, $2.3 \text{ V}/\mu\text{s}$
- 稳定时间: **5 μs**
- 高共模抑制比 (CMRR): **138dB** (典型值)
- 高开环增益: **160dB** (典型值)
- 低输入偏置电流: **25°C** 时最大值 **10nA**
- 低偏移电压: **25°C** 时最大值 **100 μV**
- 宽电源电压: **$\pm 2.5\text{V}$ 至 $\pm 18\text{V}$**

支持国防、航空航天、和医疗应用

- 受控基线
- 一个组装和测试场所
- 一个制造场所
- 可在军用温度范围内 (**$-55^\circ\text{C}/125^\circ\text{C}$**)工作 ⁽¹⁾
- 拓展的产品使用寿命
- 拓展的产品变更通知
- 产品可追溯性

应用范围

- 数据采集
- 电信设备
- 地球物理学分析
- 振动分析
- 光谱分析
- 专业音频设备
- 有源滤波器
- 电源控制



(1) 可获得的额外温度范围 - 请与厂家联系

说明

OPA2227 运算放大器兼有低噪声和高精度宽带宽，这使得此器件成为对交流 (ac) 和精密直流 (dc) 性能有严格要求的应用的理想选择。

OPA2227 单位增益稳定且特有高转换率 ($2.3\text{V}/\mu\text{s}$) 和宽带宽 (8MHz)。

OPA2227 运算放大器是专业音频设备的理想选择。此外，低静态电流和低成本使得它们非常适合于对高精度有严格要求的便携式应用。

OPA2227 运算放大器是行业标准 OP-27 的引脚到引脚的替代产品，但此器件进行了全面重大改进。为了空间节省和降低每通道成本，还提供双通道和四通道版本。

OPA2227 采用一个小外形尺寸集成电路 (SOIC)-8 封装。运行额定温度介于 -55°C 至 125°C 之间。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE	TOP-SIDE MARKING	ORDERABLE PART NUMBER	VID NUMBER	TRANSPORT MEDIA
-55°C to 125°C	SOIC-8 – D	2227EP	OPA2227MDREP	V62/12610-01XE	Tape and Reel, large
			OPA2227MDEP	V62/12610-01XE-T	Tube

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

	VALUE	UNIT
Supply voltage	±18	V
Signal input terminals	Voltage	(V ₋) – 0.7 to (V ₊) + 0.7
	Current	20
Output short-circuit (to ground) ⁽²⁾	Continuous	
Operating temperature	-55 to 125	°C
Storage temperature	-65 to 150	°C
Junction temperature	150	°C
Lead temperature (soldering, 10 s)	300	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) One channel per package.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		OPA2227	UNITS
		D	
		8 PINS	
θ _{JA}	Junction-to-ambient thermal resistance ⁽²⁾	91.9	°C/W
θ _{JCtop}	Junction-to-case (top) thermal resistance ⁽³⁾	39.9	
θ _{JB}	Junction-to-board thermal resistance ⁽⁴⁾	40.6	
ψ _{JT}	Junction-to-top characterization parameter ⁽⁵⁾	3.9	
ψ _{JB}	Junction-to-board characterization parameter ⁽⁶⁾	39.6	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	N/A	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

ELECTRICAL CHARACTERISTICS


 At $T_A = 25^\circ\text{C}$, $V_S = \pm 5\text{ V}$ to $\pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$ (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE					
Input offset voltage (V_{OS})			± 5	± 100	μV
vs Temperature, $T_A = -55^\circ\text{C}$ to 125°C			± 10	± 250	μV
vs Temperature (dV_{OS}/dT), $T_A = -55^\circ\text{C}$ to 125°C			± 0.1		$\mu\text{V}/^\circ\text{C}$
vs Power supply (PSRR) $T_A = -55^\circ\text{C}$ to 125°C	$V_S = \pm 2.5\text{ V}$ to $\pm 18\text{ V}$		± 0.5	± 2.1	$\mu\text{V}/\text{V}$
vs Time			0.2		$\mu\text{V}/\text{mo}$
Channel separation (dual)	dc		0.2		$\mu\text{V}/\text{V}$
	$f = 1\text{ kHz}$, $R_L = 5\text{ k}\Omega$		110		dB
INPUT BIAS CURRENT					
Input bias current (I_B)			± 2.5	± 10	nA
$T_A = -55^\circ\text{C}$ to 125°C		See Typical Characteristics			
Input offset current (I_{OS})			± 2.5	± 10	nA
$T_A = -55^\circ\text{C}$ to 125°C		See Typical Characteristics			
NOISE					
Input voltage noise, $f = 0.1\text{ Hz}$ to 10 Hz			90		nVp-p
			15		nVrms
Input voltage noise density (e_n)	$f = 10\text{ Hz}$		3.5		$\text{nV}/\sqrt{\text{Hz}}$
	$f = 100\text{ Hz}$		3		$\text{nV}/\sqrt{\text{Hz}}$
	$f = 1\text{ kHz}$		3		$\text{nV}/\sqrt{\text{Hz}}$
Current noise density (i_n), $f = 1\text{ kHz}$			0.4		$\text{pA}/\sqrt{\text{Hz}}$
INPUT VOLTAGE RANGE					
Common-mode voltage range (V_{CM})		$(V-) + 2$		$(V+) - 2$	V
$T_A = -55^\circ\text{C}$ to 125°C					
Common-mode rejection (CMRR)	$V_{CM} = (V-) + 2\text{ V}$ to $(V+) - 2\text{ V}$	120	138		dB
$T_A = -55^\circ\text{C}$ to 125°C		108	138		dB
INPUT IMPEDANCE					
Differential	Open-loop voltage gain (A_{OL})		$10^7 \parallel 12$		$\Omega \parallel \text{pF}$
Common-mode	$V_{CM} = (V-) + 2\text{ V}$ to $(V+) - 2\text{ V}$		$10^9 \parallel 3$		$\Omega \parallel \text{pF}$
OPEN-LOOP GAIN					
Open-loop voltage gain (A_{OL})	$V_O = (V-) + 2\text{ V}$ to $(V+) - 2\text{ V}$, $R_L = 10\text{ k}\Omega$	132	160		
$T_A = -55^\circ\text{C}$ to 125°C		112	160		dB
	$V_O = (V-) + 3.5\text{ V}$ to $(V+) - 3.5\text{ V}$, $R_L = 600\ \Omega$	132	160		
$T_A = -55^\circ\text{C}$ to 125°C		112	160		
FREQUENCY RESPONSE					
Gain bandwidth product (GBW)			8		MHz
Slew rate (SR)			2.3		V/ μs
Settling time:	0.1%	$G = 1$, 10-V Step, $C_L = 100\text{ pF}$	5		μs
	0.01%	$G = 1$, 10-V Step, $C_L = 100\text{ pF}$	5.6		μs
Overload recovery time		$V_{IN} \times G = V_S$	1.3		μs
Total harmonic distortion + noise (THD+N)		$f = 1\text{ kHz}$, $G = 1$, $V_O = 3.5\text{ Vrms}$	0.00005		%
OUTPUT					
Voltage output					
$T_A = -55^\circ\text{C}$ to 125°C	$R_L = 10\text{ k}\Omega$	$(V-) + 2$		$(V+) - 2$	V
$T_A = -55^\circ\text{C}$ to 125°C	$R_L = 600\ \Omega$	$(V-) + 3.5$		$(V+) - 3.5$	
Short-circuit current (I_{SC})			± 45		mA
Capacitive load drive (C_{LOAD})		See Typical Characteristics			
POWER SUPPLY					
Specified voltage range (V_S)		± 5		± 15	V
Operating voltage range		± 2.5		± 18	V
Quiescent current (per amplifier) (I_Q)	$I_Q = 0\text{ A}$		± 3.7	± 3.95	

ELECTRICAL CHARACTERISTICS (continued)

At $T_A = 25^\circ\text{C}$, $V_S = \pm 5\text{ V}$ to $\pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$ (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$T_A = -55^\circ\text{C}$ to 125°C	$I_O = 0\text{ A}$			± 4.30	mA
TEMPERATURE RANGE					
Specified temperature range		-55		125	$^\circ\text{C}$
Operating temperature range		-55		125	$^\circ\text{C}$
Storage temperature range		-65		150	$^\circ\text{C}$









- A. See datasheet for absolute maximum and minimum recommended operating conditions.
- B. Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).

Figure 1. OPA2227-EP Wirebond Life Derating Chart







TYPICAL CHARACTERISTICS

At $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$, $V_S = \pm 15\text{ V}$ (unless otherwise noted).









TYPICAL CHARACTERISTICS (continued)

At $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$, $V_S = \pm 15\text{ V}$ (unless otherwise noted).









TYPICAL CHARACTERISTICS (continued)

At $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$, $V_S = \pm 15\text{ V}$ (unless otherwise noted).



TYPICAL CHARACTERISTICS (continued)

At $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$, $V_S = \pm 15\text{ V}$ (unless otherwise noted).



APPLICATION INFORMATION

Basic Connection

The OPA2227 is a precision operational amplifier with very low noise. It is unity-gain stable with a slew rate of 2.3 V/ μ s and 8-MHz bandwidth. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins. In most cases, 0.1- μ F capacitors are adequate.

Offset Voltage and Drift

The OPA2227 has very low offset voltage and drift. To achieve highest dc precision, circuit layout and mechanical conditions should be optimized. Connections of dissimilar metals can generate thermal potentials at the op amp inputs which can degrade the offset voltage and drift. These thermocouple effects can exceed the inherent drift of the amplifier and ultimately degrade its performance. The thermal potentials can be made to cancel by assuring that they are equal at both input terminals. In addition:

- Keep thermal mass of the connections made to the two input terminals similar.
- Locate heat sources as far as possible from the critical input circuitry.
- Shield operational amplifier and input circuitry from air currents such as those created by cooling fans.

Operating Voltage

OPA2227 operational amplifier operates from ± 2.5 -V to ± 18 -V supplies with excellent performance. Unlike most operational amplifiers which are specified at only one supply voltage, the OPA2227 is specified for real-world applications; a single set of specifications applies over the ± 5 -V to ± 15 -V supply range. Specifications are assured for applications between ± 5 -V and ± 15 -V power supplies. Some applications do not require equal positive and negative output voltage swing. Power supply voltages do not need to be equal. The OPA2227 can operate with as little as 5 V between the supplies and with up to 36 V between the supplies. For example, the positive supply could be set to 25 V with the negative supply at -5 V or vice-versa. In addition, key parameters are assured over the specified temperature range, -55°C to 125°C . Parameters which vary significantly with operating voltage or temperature are shown in the Typical Performance Curves.

Offset Voltage Adjustment

The OPA2227 is laser-trimmed for very low offset and drift so most applications will not require external adjustment.

Input Protection

Back-to-back diodes (see [Figure 2](#)) are used for input protection on the OPA2227. Exceeding the turn-on threshold of these diodes, as in a pulse condition, can cause current to flow through the input protection diodes due to the amplifier's finite slew rate. Without external current-limiting resistors, the input devices can be destroyed. Sources of high input current can cause subtle damage to the amplifier. Although the unit may still be functional, important parameters such as input offset voltage, drift, and noise may shift.




Figure 2. Pulsed Operation

When using the OPA2227 as a unity-gain buffer (follower), the input current should be limited to 20 mA. This can be accomplished by inserting a feedback resistor or a resistor in series with the source. Sufficient resistor size can be calculated:

$$R_X = V_S / 20 \text{ mA} - R_{\text{SOURCE}} \quad (1)$$

where R_x is either in series with the source or inserted in the feedback path. For example, for a 10-V pulse ($V_S = 10\text{ V}$), total loop resistance must be 500 Ω . If the source impedance is large enough to sufficiently limit the current on its own, no additional resistors are needed. The size of any external resistors must be carefully chosen since they will increase noise. See the Noise Performance section of this data sheet for further information on noise calculation. Figure 2 shows an example implementing a current limiting feedback resistor.

Input Bias Current Cancellation

The input bias current of the OPA2227 is internally compensated with an equal and opposite cancellation current. The resulting input bias current is the difference between with input bias current and the cancellation current. The residual input bias current can be positive or negative.

When the bias current is cancelled in this manner, the input bias current and input offset current are approximately equal. A resistor added to cancel the effect of the input bias current (as shown in Figure 3) may actually increase offset and noise and is therefore not recommended.

Conventional Op Amp Configuration




Figure 3. Input Bias Current Cancellation

Noise Performance

Figure 4 shows total circuit noise for varying source impedances with the operational amplifier in a unity-gain configuration (no feedback resistor network, therefore no additional noise contributions). Two different operational amplifiers are shown with total circuit noise calculated. The OPA2227 has very low voltage noise, making it ideal for low source impedances (less than 20 k Ω). A similar precision operational amplifier, the OPA277, has somewhat higher voltage noise but lower current noise. It provides excellent noise performance at moderate source impedance (10 k Ω to 100 k Ω). Above 100 k Ω , a FET-input op amp such as the OPA132 (very low current noise) may provide improved performance. The equation is shown for the calculation of the total circuit noise. Note that e_n = voltage noise, i_n = current noise, R_S = source impedance, k = Boltzmann’s constant = 1.38×10^{-23} J/K and T is temperature in K. For more details on calculating noise, see “Basic Noise Calculations.”




Figure 4. Noise Performance of the OPA2227 in Unity-Gain Buffer Configuration

Basic Noise Calculations


Design of low noise operational amplifier circuits requires careful consideration of a variety of possible noise contributors: noise from the signal source, noise generated in the operational amplifier, and noise from the feedback network resistors. The total noise of the circuit is the root-sum-square combination of all noise components.

The resistive portion of the source impedance produces thermal noise proportional to the square root of the resistance. This function is shown plotted in [Figure 4](#). Since the source impedance is usually fixed, select the operational amplifier and the feedback resistors to minimize their contribution to the total noise.

[Figure 4](#) shows total noise for varying source impedances with the operational amplifier in a unity-gain configuration (no feedback resistor network and therefore no additional noise contributions). The operational amplifier itself contributes both a voltage noise component and a current noise component. The voltage noise is commonly modeled as a time-varying component of the offset voltage. The current noise is modeled as the time-varying component of the input bias current and reacts with the source resistance to create a voltage component of noise. Consequently, the lowest noise operational amplifier for a given application depends on the source impedance. For low source impedance, current noise is negligible and voltage noise generally dominates. For high source impedance, current noise may dominate.

[Figure 5](#) shows both inverting and noninverting operational amplifier circuit configurations with gain. In circuit configurations with gain, the feedback network resistors also contribute noise. The current noise of the operational amplifier reacts with the feedback resistors to create additional noise components. The feedback resistor values can generally be chosen to make these noise sources negligible. The equations for total noise are shown for both configurations.

Noise in Noninverting Gain Configuration



Noise at the output:


$$E_O^2 = \left(1 + \frac{R_2}{R_1}\right)^2 e_n^2 + e_1^2 + e_2^2 + (i_n R_2)^2 + e_s^2 + (i_n R_s)^2 \left(1 + \frac{R_2}{R_1}\right)^2$$

Where $e_s = \sqrt{4kTR_s} \cdot \left(1 + \frac{R_2}{R_1}\right)$ = thermal noise of R_s

$e_1 = \sqrt{4kTR_1} \cdot \left(\frac{R_2}{R_1}\right)$ = thermal noise of R_1

$e_2 = \sqrt{4kTR_2}$ = thermal noise of R_2

Noise in Inverting Gain Configuration



Noise at the output:

$$E_O^2 = \left(1 + \frac{R_2}{R_1 + R_s}\right)^2 e_n^2 + e_1^2 + e_2^2 + (i_n R_2)^2 + e_s^2$$

Where $e_s = \sqrt{4kTR_s} \cdot \left(\frac{R_2}{R_1 + R_s}\right)$ = thermal noise of R_s

$e_1 = \sqrt{4kTR_1} \cdot \left(\frac{R_2}{R_1 + R_s}\right)$ = thermal noise of R_1

$e_2 = \sqrt{4kTR_2}$ = thermal noise of R_2

For op amps at 1kHz, $e_n = 3nV/\sqrt{Hz}$ and $i_n = 0.4pA/\sqrt{Hz}$.

Figure 5. Noise Calculation in Gain Configurations

Figure 6 shows the 0.1-Hz to 10-Hz bandpass filter used to test the noise of the OPA2227. The filter circuit was designed using Texas Instruments' FilterPro software (available at www.ti.com). Figure 7 shows the configuration of the OPA2227 for noise testing.




Figure 6. 0.1-Hz to 10-Hz Bandpass Filter Used to Test Wideband Noise of the OPA2227




Figure 7. Noise Test Circuit




Figure 8. Three-Pole, 20-kHz Low Pass, 0.5-dB Chebyshev Filter




Figure 9. Long-Wavelength Infrared Detector Amplifier




Figure 10. Headphone Amplifier




Figure 11. Three-Band ActiveTone Control (Bass, Midrange and Treble)

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2227MDREP	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	2227EP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA2227-EP :

- Catalog : [OPA2227](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2227MDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2227MDREP	SOIC	D	8	2500	356.0	356.0	35.0



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024，德州仪器 (TI) 公司