

具有三态输出的双路总线缓冲器


 查询样片: [SN74LVC2G126-EP](#)

特性

- 支持 **5V V_{CC}** 运行
- 输入接受的电压达到高达 **5.5V**
- 电压为 **3.3V** 时, **t_{pd}** 最大值为 **6.8ns**
- 低功耗, 最大 **I_{CC}** 为 **10μA**
- 电压为 **3.3V** 时, 输出驱动为 **±24mA**
- **V_{CC} = 3.3V, T_A = 25°C** 时, **V_{OLP}** (输出地弹反射) 典型值小于 **0.8V**。
- **V_{CC} = 3.3V, T_A = 25°C** 时, **V_{OHV}** (输出 **V_{OH}** 下冲) 典型值大于 **2V**。
- **I_{off}** 支持部分断电模式工作
- 锁断性能超过 **100mA** (符合 **JESD 78, II** 类规范的要求)
- 静电放电 (**ESD**) 保护性能超过 **JESD 22** 规范要求
 - **2000V** 人体模型 (**A114-A**)
 - **200V** 机器模型 (**A115-A**)
 - **1000V** 充电器件模型 (**C101**)

支持国防、航空航天、和医疗应用

- 受控基线
- 同一组装和测试场所
- 一个制造场所
- 支持军用 (**-55°C** 至 **125°C**) 温度范围
- 延长的产品生命周期
- 延长的产品变更通知
- 产品可追溯性

DCU 封装
(顶视图)


说明

 这款双路总线缓冲器被设计用于 **1.65V** 至 **5.5V V_{CC}** 运行。

SN74LVC2G126 是一款具有三态输出的双路总线驱动器/线路驱动器。当相关输出使能 (**OE**) 输入为低电平时, 输出被禁用。

为了确保加电或断电期间的高阻抗状态, **OE** 应该通过一个下拉电阻器接在接地 (**GND**) 上; 此电阻器的最小值由驱动器的电流供源能力决定。

该器件完全符合使用 **I_{off}** 的部分断电应用的规范要求。 **I_{off}** 电路禁用输出, 从而可防止其断电时破坏性电流从该器件回流。

ORDERING INFORMATION⁽¹⁾

T _J	PACKAGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
-55°C to 125°C	VSSOP - DCU Tape of 250	CLVC2G126MDCUTEP	CEPR	V62/14604-01XE

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Function Table (Each Buffer)

INPUTS		OUTPUT
OE	A	Y
H	H	H




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**Function Table
(Each Buffer) (continued)**

INPUTS		OUTPUT Y
OE	A	
H	L	L
L	X	Z

Logic Diagram (Positive Logic)



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
V_{CC} Supply voltage range	-0.5	6.5	V
V_I Input voltage range ⁽²⁾	-0.5	6.5	V
V_O Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾	-0.5	6.5	V
V_O Voltage range applied to any output in the high or low state ^{(2) (3)}	-0.5	$V_{CC} + 0.5$	V
I_{IK} Input clamp current	$V_I < 0$	-50	mA
I_{OK} Output clamp current	$V_O < 0$	-50	mA
I_O Continuous output current		± 50	mA
Continuous current through V_{CC} or GND		± 100	mA
T_J Absolute maximum junction temperature range	-55	150	°C
T_{stg} Storage temperature range	-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) The value of V_{CC} is provided in the recommended operating conditions table.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		SN74LVC2G126-EP		UNITS
		DCU		
		8 PINS		
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	204.3		°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance ⁽³⁾	78		
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	83		
ψ_{JT}	Junction-to-top characterization parameter ⁽⁵⁾	7.6		
ψ_{JB}	Junction-to-board characterization parameter ⁽⁶⁾	82.6		
θ_{JCbott}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	N/A		

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage	Operating	1.65	5.5	V
		Data retention only	1.5		
V _{IH}	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}		V
		V _{CC} = 2.3 V to 2.7 V	1.7		
		V _{CC} = 3 V to 3.6 V	2		
		V _{CC} = 4.5 V to 5.5 V	0.7 × V _{CC}		
V _{IL}	Low-level input voltage	V _{CC} = 1.65 V to 1.95 V	0.35 × V _{CC}		V
		V _{CC} = 2.3 V to 2.7 V	0.7		
		V _{CC} = 3 V to 3.6 V	0.8		
		V _{CC} = 4.5 V to 5.5 V	0.3 × V _{CC}		
V _I	Input voltage		0	5.5	V
V _O	Output voltage	High or low state	0	V _{CC}	V
		3-state	0	5.5	
I _{OH}	High-level output current	V _{CC} = 1.65 V	-4		mA
		V _{CC} = 2.3 V	-8		
		V _{CC} = 3 V	-16		
		V _{CC} = 4.5 V	-24		
I _{OL}	Low-level output current	V _{CC} = 1.65 V	4		mA
		V _{CC} = 2.3 V	8		
		V _{CC} = 3 V	16		
		V _{CC} = 4.5 V	24		
Δt/Δv	Input transition rise or fall rate	V _{CC} = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V	20		ns/V
		V _{CC} = 3.3 V ± 0.3 V	10		
		V _{CC} = 5 V ± 0.5 V	5		
T _J	Operating virtual junction temperature		-55	125	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

ELECTRICAL CHARACTERISTICS

 These specifications apply for $-55^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V_{CC}	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{OH}		$I_{OH} = -100 \mu\text{A}$	1.65 V to 5.5 V	$V_{CC} - 0.1$			V
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			
		$I_{OH} = -8 \text{ mA}$	2.3 V	1.9			
		$I_{OH} = -16 \text{ mA}$	3 V	2.4			
		$I_{OH} = -24 \text{ mA}$		2.3			
		$I_{OH} = -32 \text{ mA}$	4.5 V	3.8			
V_{OL}		$I_{OL} = 100 \mu\text{A}$	1.65 V to 5.5 V			0.1	V
		$I_{OL} = 4 \text{ mA}$	1.65 V			0.45	
		$I_{OL} = 8 \text{ mA}$	2.3 V			0.3	
		$I_{OL} = 16 \text{ mA}$	3 V			0.4	
		$I_{OL} = 24 \text{ mA}$				0.55	
		$I_{OL} = 32 \text{ mA}$	4.5 V			0.55	
I_I	A or OE inputs	$V_I = 5.5 \text{ V}$ or GND	0 to 5.5 V			± 5	μA
I_{off}		V_I or $V_O = 5.5 \text{ V}$	0			± 10	μA
I_{OZ}		$V_O = 0$ to 5.5 V	3.6 V			10	μA
I_{CC}		$V_I = 5.5 \text{ V}$ or GND, $I_O = 0$	1.65 V to 5.5 V			10	μA
ΔI_{CC}		One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or GND	3 V to 5.5 V			500	μA
C_I	Data inputs	$V_I = V_{CC}$ or GND	3.3 V			3.5	pF
	Control inputs					4	
C_O		$V_O = V_{CC}$ or GND	3.3 V			6.5	pF

 (1) All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_J = 25^{\circ}\text{C}$.

SWITCHING CHARACTERISTICS


 These specifications apply for $-55^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ (unless otherwise noted) (see [Figure 2](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$		$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{pd}	A	Y	3.5	15.2	1.7	8.6	1.4	6.8	1	5.5	ns
t_{en}	OE	Y	3.5	15.2	1.7	8.6	1.5	6.8	1	5.5	ns
t_{dis}	OE	Y	1.7	12.6	1	5.7	1	4.5	0.1	3.3	ns

OPERATING CHARACTERISTICS

 $T_J = 25^{\circ}$


PARAMETER		TEST CONDITIONS	$V_{CC} = 1.8 \text{ V}$	$V_{CC} = 2.5 \text{ V}$	$V_{CC} = 3.3 \text{ V}$	$V_{CC} = 5 \text{ V}$	UNIT	
			TYP	TYP	TYP	TYP		
C_{pd}	Power dissipation capacitance	Outputs enabled	f = 10 MHz	19	19	20	22	pF
		Outputs disabled		2	2	2	3	



- (1) See datasheet for absolute maximum and minimum recommended operating conditions.
- (2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).
- (3) Enhanced plastic product disclaimer applies.

Figure 1. SN74LVC2G126-EP Operating Life Derating Chart


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND

V_{CC}	INPUTS		V_M	V_{LOAD}	C_L	R_L	V_{Δ}
	V_I	t/t_i					
$1.8\text{ V} \pm 0.15\text{ V}$	V_{CC}	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	1 k Ω	0.15 V
$2.5\text{ V} \pm 0.2\text{ V}$	V_{CC}	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	500 Ω	0.15 V
$3.3\text{ V} \pm 0.3\text{ V}$	3 V	$\leq 2.5\text{ ns}$	1.5 V	6 V	50 pF	500 Ω	0.3 V
$5\text{ V} \pm 0.5\text{ V}$	V_{CC}	$\leq 2.5\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	50 pF	500 Ω	0.3 V




VOLTAGE WAVEFORMS PULSE DURATION



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_o = 50\ \Omega$.
 D. The outputs are measured one at a time, with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CLVC2G126MDCUTEF	ACTIVE	VSSOP	DCU	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CEPR	Samples
V62/14604-01XE	ACTIVE	VSSOP	DCU	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CEPR	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



4225266/A 09/2014

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-187 variation CA.

EXAMPLE BOARD LAYOUT

DCU0008A

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



4225266/A 09/2014

NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCU0008A

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 25X

4225266/A 09/2014

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司