







#### **TMUX1109**

ZHCSJ53A - DECEMBER 2018 - REVISED FEBRUARY 2024

TMUX1109 5V、±2.5V、低泄漏电流、4:1、2 通道精密多路复用器

## 1 特性

TEXAS


- 单电源电压范围:1.08V 至 5.5V ٠
- 双电源电压范围:±2.75V •

INSTRUMENTS

- 低漏电流:3pA ٠
- 低电荷注入:1pC ٠
- 低导通电阻:1.8Ω •
- 工作温度范围:-40°C 至+125°C ٠
- 兼容 1.8V 逻辑电平 •
- 失效防护逻辑
- 轨到轨运行 •
- 双向信号路径 •
- 先断后合开关
- ESD 保护 HBM: 2000V

### 2 应用

- 超声波扫描仪 •
- 患者监护和诊断
- 光纤网络
- 光学测试设备 •
- 远程无线电单元
- 有线网络 ٠
- ATE 测试设备
- 工厂自动化和工业控制
- 可编程逻辑控制器 (PLC) ٠
- 模拟输入模块 ٠
- 声纳接收器
- 电机驱动器
- 伺服驱动器位置反馈




## 3 说明

TMUX1109 是精密互补金属氧化物半导体 (CMOS) 多 路复用器 (MUX)。TMUX1109 提供差分 4:1 或双路 4:1 单端通道。1.08V 至 5.5V 的宽工作电源电压范围 使其适用于从医疗设备到工业系统的各种应用。该器件 可在源极 (Sx) 和漏极 (D) 引脚上支持从 GND 到 V<sub>DD</sub> 范围的双向模拟和数字信号。所有逻辑输入均具有兼容 1.8V 逻辑的阈值,当器件在有效电源电压范围内运行 时,这些阈值可实现 TTL 和 CMOS 逻辑兼容性。失效 防护逻辑电路允许先在控制引脚上施加电压,然后在电 源引脚上施加电压,从而保护器件免受潜在的损害。

TMUX1109 是精密开关和多路复用器器件系列的一部 分。这些器件具有非常低的导通和关断泄漏电流以及较 低的电荷注入,因此可用于高精度测量应用。8nA的 低电源电流和小型封装选项使其可用于便携式应用。

封装信息						
器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>				
TMUX1109	PW(TSSOP,16)	5mm × 6.4mm				
TMOXITO9	RSV ( QFN , 16 )	2.6mm × 1.8mm				

- (1) 有关详细信息,请参阅节10
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。 (2)



方框图





## **Table of Contents**


1	特性1	
	应用1	
3	说明1	
4	Pin Configuration and Functions	
5	Specifications4	
	5.1 Absolute Maximum Ratings4	
	5.2 ESD Ratings 4	
	5.3 Recommended Operating Conditions4	
	5.4 Thermal Information5	
	5.5 Electrical Characteristics (V <sub>DD</sub> = 5V ±10 %)5	
	5.6 Electrical Characteristics (V <sub>DD</sub> = 3.3V ±10 %)7	
	5.7 Electrical Characteristics ( $V_{DD}$ = 2.5V ±10 %),	
	(V <sub>SS</sub> = -2.5V ±10 %)8	
	5.8 Electrical Characteristics (V <sub>DD</sub> = 1.8V ±10 %) 10	
	5.9 Electrical Characteristics (V <sub>DD</sub> = 1.2V ±10 %) 12	
6	Detailed Description18	
	6.1 Overview	
	6.2 Functional Block Diagram23	

6.3 Feature Description	23
6.4 Device Functional Modes	
7 Application and Implementation	26
7.1 Application Information	
7.2 Typical Application	
7.3 Power Supply Recommendations	
7.4 Layout	
8 Device and Documentation Support	
8.1 Documentation Support	30
8.2 接收文档更新通知	30
8.3 支持资源	
8.4 Trademarks	
8.5 静电放电警告	
8.6 术语表	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	30

Copyright © 2024 Texas Instruments Incorporated



## **4** Pin Configuration and Functions






图 4-2. RSV Package, 16-Pin QFN (Top View)

	PIN		TYPE <sup>(1)</sup>	DESCRIPTION			
NAME	TSSOP	UQFN					
A0	1	15	I	Address line 0. Controls the switch configuration as listed in ${2 \over 5}$ 6-1.			
EN	2	16	I	Active high logic input. When this pin is low, all switches are turned off. When this pin is high, the A[1:0] address inputs determine which switch is turned on.			
VSS	3	1	Р	Negative power supply. This pin is the most negative power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>SS</sub> and GND. V <sub>SS</sub> can be connected to ground for single supply applications.			
S1A	4	2	I/O	Source pin 1A. Can be an input or output.			
S2A	5	3	I/O	Source pin 2A. Can be an input or output.			
S3A	6	4	I/O	Source pin 3A. Can be an input or output.			
S4A	7	5	I/O	Source pin 4A. Can be an input or output.			
DA	8	6	I/O	Drain pin A. Can be an input or output.			
DB	9	7	I/O	Drain pin B. Can be an input or output.			
S4B	10	8	I/O	Source pin 4B. Can be an input or output.			
S3B	11	9	I/O	Source pin 3B. Can be an input or output.			
S2B	12	10	I/O	Source pin 2B. Can be an input or output.			
S1B	13	11	I/O	Source pin 1B. Can be an input or output.			
VDD	14	12	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from $0.1\mu$ F to $10\mu$ F between V <sub>DD</sub> and GND.			
GND	15	13	Р	Ground (0V) reference			
A1	16	14	I	Address line 1. Controls the switch configuration as listed in $\pm$ 6-1.			

#### 表 4-1. Pin Functions

(1) I = input, O = output, I/O = input and output, P = power

## **5** Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2) (3)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub> - V <sub>SS</sub>		- 0.5	6	V
V <sub>DD</sub>	Supply voltage	- 0.5	6	V
V <sub>SS</sub>		- 3.0	0.3	V
$V_{\text{SEL}}$ or $V_{\text{EN}}$	Logic control input pin voltage (EN, A0, A1)	- 0.5	6	V
$I_{SEL}$ or $I_{EN}$	Logic control input pin current (EN, A0, A1)	- 30	30	mA
$V_{S} \text{ or } V_{D}$	Source or drain voltage (Sx, Dx)	- 0.5	V <sub>DD</sub> +0.5	V
$I_S \text{ or } I_D (CONT)$	Source or drain continuous current (Sx, Dx)	IDC ± 10 % <sup>(4)</sup>	IDC ± 10 % <sup>(4)</sup>	mA
$I_{S} \text{ or } I_{D (PEAK)}$	Source and drain peak current: (1 ms period max, 10% duty cycle maximum) (Sx, SxA, SxB, D, DA, DB)	Ipeak ± 10 % <sup>(4)</sup>	lpeak ± 10 % <sup>(4)</sup>	mA
T <sub>stg</sub>	Storage temperature	- 65	150	°C
P <sub>tot</sub>	Total power dissipation <sup>(5) (6)</sup>		500	mW
TJ	Junction temperature		150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) Refer to Recommended Operating Conditions for I<sub>DC</sub> and I<sub>Peak</sub> ratings.
- (5) For TSSOP package: P<sub>tot</sub> derates linearly above TA=90°C by 8.41mW/°C
- (6) For QFN package: P<sub>tot</sub> derates linearly above TA=82°C by 7.43mW/°C

### 5.2 ESD Ratings

			VALUE	UNIT
N	V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±750	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			1	MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Positive power supply voltage (single)			1.08		5.5	V
V <sub>SS</sub>	Negative power supply voltage (dual)		-2	2.75		0	V
V <sub>DD</sub> - V <sub>SS</sub>	Supply rail voltage difference			1.08		5.5	V
$V_{S}$ or $V_{D}$	Signal path input/output voltage (source or drain	n pin) (Sx, Dx)		V <sub>SS</sub>		V <sub>DD</sub>	V
$V_{SEL}$ or $V_{EN}$	Logic control input pin voltage			0		5.5	V
T <sub>A</sub>	Ambient temperature		-	- 40		125	°C
		Tj = 25°C		150			mA
	Continuous current through switch	Tj = 85°C		120			mA
IDC		Tj = 125°C		60		mA	
		Tj = 130°C		50			mA



## 5.3 Recommended Operating Conditions (续)

over operating free-air temperature range (unless otherwise noted)

			MIN NOM M	AX UNIT
	Tj = 25°C	300	mA	
	I <sub>peak</sub> Peak current through switch(1 ms period max, 10% duty cycle maximum)	Tj = 85°C	300	mA
Ipeak		Tj = 125°C	180	mA
	Tj = 130°C	160	mA	

#### **5.4 Thermal Information**

		TMU	TMUX1109		
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	RSV (QFN)	UNIT	
		16 PINS	16 PINS		
R <sub>0 JA</sub>	Junction-to-ambient thermal resistance	118.9	134.6	°C/W	
R n JC(top)	Junction-to-case (top) thermal resistance	49.3	74.3	°C/W	
R <sub>0 JB</sub>	Junction-to-board thermal resistance	65.2	62.8	°C/W	
ΨJT	Junction-to-top characterization parameter	7.6	4.3	°C/W	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	64.6	61.1	°C/W	
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 5.5 Electrical Characteristics (V<sub>DD</sub> = 5V ±10 %)

at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 5V$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH			- <b>I</b>			
		$V_{\rm S} = 0V$ to $V_{\rm DD}$	25°C		1.8	4	Ω
R <sub>ON</sub>	On-resistance	I <sub>SD</sub> = 10mA	- 40°C to +85°C			4.5	Ω
		Refer to On-Resistance	- 40°C to +125°C			4.9	Ω
		$V_{\rm S} = 0V$ to $V_{\rm DD}$	25°C		0.18		Ω
$\Delta R_{ON}$	On-resistance matching between channels	I <sub>SD</sub> = 10mA	- 40°C to +85°C			0.4	Ω
		Refer to On-Resistance	- 40°C to +125°C			0.5	Ω
R <sub>ON</sub> FLAT On-re		$V_{\rm S} = 0V$ to $V_{\rm DD}$	25°C		0.85		Ω
	On-resistance flatness	I <sub>SD</sub> = 10mA Refer to On-Resistance	- 40°C to +85°C			1.6	Ω
			- 40°C to +125°C			1.6	Ω
		$V_{DD} = 5V$ Switch Off $V_{D} = 4.5V / 1.5V$ $V_{S} = 1.5V / 4.5V$ Refer to Off-Leakage Current	25°C	- 0.08	±0.005	0.08	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>		- 40°C to +85°C	- 0.3		0.3	nA
·S(UFF)			- 40°C to +125°C	- 0.9		0.9	nA
		V <sub>DD</sub> = 5V	25°C	- 0.1	±0.01	0.1	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch Off V <sub>D</sub> = 4.5V / 1.5V	- 40°C to +85°C	- 0.75		0.75	nA
	$V_{\rm S}$ = 1.5V / 4.5V Refer to Off-Leakage Current	- 40°C to +125°C	- 3.5		3.5	nA	
		V <sub>DD</sub> = 5V	25°C	- 0.025	±0.003	0.025	nA
I <sub>D(ON)</sub>	Channel on leakage current	Switch On $V_D = V_S = 2.5V$ Refer to On-Leakage Current	- 40°C to +85°C	- 0.3		0.3	nA
I <sub>S(ON)</sub>			- 40°C to +125°C	- 0.75		0.75	nA



# 5.5 Electrical Characteristics (V\_{DD} = 5V ±10 %) ( 续 )

at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 5V$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		$V_{DD} = 5V$	25°C	- 0.1	±0.01	0.1	nA
I <sub>D(ON)</sub> I <sub>S(ON)</sub>	Channel on leakage current	Switch On $V_D = V_S = 4.5V / 1.5V$	- 40°C to +85°C	- 0.75		0.75	nA
'S(UN)		Refer to On-Leakage Current	- 40°C to +125°C	- 3		3	nA
LOGIC	INPUTS (EN, A0, A1)			1			
V <sub>IH</sub>	Input logic high		40°C to 1405°C	1.49		5.5	V
V <sub>IL</sub>	Input logic low		- − 40°C to +125°C	0		0.87	V
l <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μA
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		- 40°C to +125°C			±0.05	μA
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
OIN			- 40°C to +125°C			2	pF
POWER	RSUPPLY						
I <sub>DD</sub>	V <sub>DD</sub> supply current	Logic inputs = 0V or 5.5V	25°C		0.008		μA
טטי		Logic inputs - 01 of 0.01	- 40°C to +125°C			1	μA
DYNAM	IIC CHARACTERISTICS						
		$V_{\rm S} = 3V$	25°C		14		ns
t <sub>TRAN</sub>	Transition time between channels	$R_{L} = 200\Omega, C_{L} = 15pF$	- 40°C to +85°C			18	ns
		Refer to Transition Time	- 40°C to +125°C			19	ns
		V <sub>S</sub> = 3V	25°C		8		ns
t <sub>OPEN</sub>	Break before make time	$R_{L} = 200\Omega, C_{L} = 15pF$	- 40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	- 40°C to +125°C	1			ns
		V <sub>S</sub> = 3V	25°C		12		ns
t <sub>ON(EN)</sub>	Enable turn-on time	$R_L = 200\Omega$ , $C_L = 15pF$ Refer to tON(EN) and tOFF(EN)	- 40°C to +85°C			19	ns
			- 40°C to +125°C			20	ns
		V <sub>S</sub> = 3V	25°C		6		ns
t <sub>OFF(EN)</sub>	Enable turn-off time	$R_L = 200\Omega$ , $C_L = 15pF$ Refer to tON(EN) and tOFF(EN)	- 40°C to +85°C			8	ns
			- 40°C to +125°C			9	ns
Q <sub>C</sub>	Charge Injection	$V_S = 1V$ $R_S = 0\Omega$ , $C_L = 1nF$ Refer to Charge Injection	25°C		- 1		рС
0	Off Isolation	$R_L = 50\Omega$ , $C_L = 5pF$ f = 1MHz Refer to Off Isolation	25°C		- 65		dB
O <sub>ISO</sub>		R <sub>L</sub> = 50Ω, C <sub>L</sub> = 5pF f = 10MHz Refer to Off Isolation	25°C		- 45		dB
<b>Y</b>	Crosstalk	$R_L = 50\Omega, C_L = 5pF$ f = 1MHz Refer to Crosstalk	25°C		- 90		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega, C_L = 5pF$ f = 10MHz Refer to Crosstalk	25°C		- 80		dB
BW	Bandwidth	$R_L = 50\Omega$ , $C_L = 5pF$ Refer to Bandwidth	25°C		135		MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1MHz	25°C		7.5		pF



# 5.5 Electrical Characteristics (V\_{DD} = 5V ±10 %) ( 续 )

at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 5V$  (unless otherwise noted)

PARAMETER		PARAMETER TEST CONDITIONS TA		MIN	TYP	MAX	UNIT
$C_{DOFF}$	Drain off capacitance	f = 1MHz	25°C		32		pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1MHz	25°C		38		pF

(1) When  $V_S$  is 4.5V,  $V_D$  is 1.5V, and vice versa.

## 5.6 Electrical Characteristics (V<sub>DD</sub> = 3.3V ±10 %)

at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 3.3V$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	OG SWITCH						
		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		4	8.75	Ω
R <sub>ON</sub>	On-resistance	I <sub>SD</sub> = 10mA	- 40°C to +85°C			9.5	Ω
		Refer to On-Resistance	- 40°C to +125°C			9.75	Ω
		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		0.13		Ω
$\Delta R_{ON}$	On-resistance matching between channels	I <sub>SD</sub> = 10mA	- 40°C to +85°C			0.4	Ω
	onamiolo -	Refer to On-Resistance	- 40°C to +125°C			0.5	Ω
		$V_{\rm S}$ = 0V to $V_{\rm DD}$	25°C		1.9		Ω
R <sub>ON</sub>	On-resistance flatness	I <sub>SD</sub> = 10mA	- 40°C to +85°C		2		Ω
FLAT		Refer to On-Resistance	- 40°C to +125°C		2.2		Ω
	Source off leakage current	V <sub>DD</sub> = 3.3V	25°C	- 0.05	±0.001	0.05	nA
I <sub>S(OFF)</sub>		Switch Off V <sub>D</sub> = 3V / 1V	- 40°C to +85°C	- 0.1		0.1	nA
6(011)		V <sub>S</sub> = 1V / 3V Refer to Off-Leakage Current	- 40°C to +125°C	- 0.5		0.5	nA
	Drain off leakage current	V <sub>DD</sub> = 3.3V	25°C	- 0.1	±0.005	0.1	nA
I <sub>D(OFF)</sub>		Switch Off V <sub>D</sub> = 3V / 1V	- 40°C to +85°C	- 0.5		0.5	nA
·D(OFF)		V <sub>S</sub> = 1V / 3V Refer to Off-Leakage Current	- 40°C to +125°C	- 2		2	nA
		$V_{DD} = 3.3V$	25°C	- 0.1	±0.005	0.1	nA
I <sub>D(ON)</sub> I <sub>S(ON)</sub>	Channel on leakage current	Switch On V <sub>D</sub> = V <sub>S</sub> = 3V / 1V	- 40°C to +85°C	- 0.5		0.5	nA
·S(UN)		Refer to On-Leakage Current	- 40°C to +125°C	- 2		2	nA
LOGIC	INPUTS (EN, A0, A1)						
V <sub>IH</sub>	Input logic high		- 40°C to +125°C	1.35		5.5	V
V <sub>IL</sub>	Input logic low		- 40 C 10 + 125 C	0		0.8	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μA
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		- 40°C to +125°C			±0.05	μA
<u> </u>	Logic input capacitance		25°C		1		pF
C <sub>IN</sub>			- 40°C to +125°C			2	pF
POWEF	R SUPPLY						
	V oupply ourrent	Logic inputs = $0$ / or 5 5 /	25°C		0.006		μA
I <sub>DD</sub>	V <sub>DD</sub> supply current	Logic inputs = 0V or 5.5V	- 40°C to +125°C			1	μA
DYNAN	IC CHARACTERISTICS	•					



# 5.6 Electrical Characteristics (V\_{DD} = 3.3V ±10 %) ( 续 )

at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 3.3V$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		$V_{\rm S} = 2V$	25°C		15		ns
t <sub>TRAN</sub>	Transition time between channels	$R_{L} = 200\Omega, C_{L} = 15pF$	- 40°C to +85°C			23	ns
		Refer to Transition Time	- 40°C to +125°C			23	ns
		$V_{\rm S} = 2V$	25°C		9		ns
tOPEN	Break before make time	$R_{L} = 200\Omega, C_{L} = 15pF$	- 40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	- 40°C to +125°C	1			ns
		V <sub>S</sub> = 2V	25°C		14		ns
t <sub>ON(EN)</sub>	Enable turn-on time	$R_{L} = 200\Omega, C_{L} = 15pF$	- 40°C to +85°C			25	ns
		Refer to tON(EN) and tOFF(EN)	- 40°C to +125°C			25	ns
		V <sub>S</sub> = 2V	25°C		7		ns
t <sub>OFF(EN)</sub>	Enable turn-off time	$R_{L} = 200\Omega, C_{L} = 15pF$	- 40°C to +85°C			12	ns
		Refer to tON(EN) and tOFF(EN)	- 40°C to +125°C			12	ns
Q <sub>C</sub>	Charge Injection	$\label{eq:V_S} \begin{array}{l} V_{S} = 1V \\ R_{S} = 0\Omega, \ C_{L} = 1nF \\ Refer to \ Charge \ Injection \end{array}$	25°C		- 1		рС
0		$R_L = 50\Omega$ , $C_L = 5pF$ f = 1MHz Refer to Off Isolation	25°C		- 65		dB
O <sub>ISO</sub>	Off Isolation	$R_L = 50\Omega$ , $C_L = 5pF$ f = 10MHz Refer to Off Isolation	25°C		- 45		dB
	Quartelle	$R_L = 50\Omega$ , $C_L = 5pF$ f = 1MHz Refer to Crosstalk	25°C		- 90		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega, C_L = 5pF$ f = 10MHz Refer to Crosstalk	25°C		- 80		dB
BW	Bandwidth	$R_L = 50\Omega$ , $C_L = 5pF$ Refer to Bandwidth	25°C		135		MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1MHz	25°C		7		pF
C <sub>DOFF</sub>	Drain off capacitance	f = 1MHz	25°C		32		pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1MHz	25°C		38		pF

# 5.7 Electrical Characteristics (V\_{DD} = 2.5V ±10 %), (V\_{SS} = - 2.5V ±10 %)

at T<sub>A</sub> = 25°C, V<sub>DD</sub> = +2.5V, V<sub>SS</sub> = -2.5V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
R <sub>ON</sub>		$V_{\rm S}$ = $V_{\rm SS}$ to $V_{\rm DD}$	25°C		1.8	4	Ω
	On-resistance	I <sub>SD</sub> = 10mA Refer to On-Resistance	- 40°C to +85°C			4.5	Ω
			- 40°C to +125°C			4.9	Ω
		$V_{\rm S}$ = $V_{\rm SS}$ to $V_{\rm DD}$	25°C		0.18		Ω
$\Delta R_{ON}$	On-resistance matching between channels	I <sub>SD</sub> = 10mA Refer to On-Resistance	- 40°C to +85°C			0.4	Ω
			- 40°C to +125°C			0.5	Ω



# 5.7 Electrical Characteristics (V\_{DD} = 2.5V ±10 %), (V\_{SS} = - 2.5V ±10 %) ( 续 )

	PARAMETER	(unless otherwise noted)	TA	MIN	TYP	MAX	UNIT
			25°C		0.85	шал	Ω
R <sub>ON</sub>	On-resistance flatness	$V_{S} = V_{SS}$ to $V_{DD}$ I <sub>SD</sub> = 10mA	- 40°C to +85°C		0.00	1.6	Ω
FLAT		Refer to On-Resistance	- 40°C to +125°C			1.6	Ω
		\/ = = +2 5\/ \/ = = = 2 5\/	25°C	- 0.08	±0.005	0.08	nA
		$V_{DD}$ = +2.5V, $V_{SS}$ = -2.5V Switch Off	- 40°C to +85°C	- 0.3	10.005	0.08	nA
S(OFF)	Source off leakage current	$V_{\rm D} = +2V / - 1V$	= 40 C to +85 C	- 0.3		0.5	ПА
		V <sub>S</sub> = - 1V / +2V Refer to Off-Leakage Current	- 40°C to +125°C	- 0.9		0.9	nA
		$V_{DD}$ = +2.5V, $V_{SS}$ = -2.5V Switch Off	25°C	- 0.1	±0.01	0.1	nA
D(OFF)	Drain off leakage current	$V_{\rm D}$ = +2V / - 1V	- 40°C to +85°C	- 0.75		0.75	nA
-(,		V <sub>S</sub> = - 1V / +2V Refer to Off-Leakage Current	- 40°C to +125°C	- 3.5		3.5	nA
		V <sub>DD</sub> = +2.5V, V <sub>SS</sub> = -2.5V	25°C	- 0.1	±0.01	0.1	nA
D(ON)	Channel on leakage current	Switch On V <sub>D</sub> = V <sub>S</sub> = +2V / - 1V	- 40°C to +85°C	- 0.75		0.75	nA
S(ON)		Refer to On-Leakage Current	- 40°C to +125°C	- 3		3	nA
OGIC	NPUTS (EN, A0, A1)						
/ <sub>IH</sub>	Input logic high		40°0 to 1405°0	1.2		2.75	V
/ <sub>IL</sub>	Input logic low		40°C to +125°C	0		0.73	V
IH IL	Input leakage current		25°C		±0.005		μA
IH IL	Input leakage current		- 40°C to +125°C			±0.05	μA
<u>~</u>			25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		- 40°C to +125°C			2	pF
POWER	SUPPLY					I	
		$1 = \pi i = i = \pi i = 0 / (= \pi 0.75) / (= \pi $	25°C		0.008		μA
DD	V <sub>DD</sub> supply current	Logic inputs = 0V or 2.75V	- 40°C to +125°C			1	μA
	N/	Legislands OV(an 0.75)/	25°C		0.008		μA
SS	V <sub>SS</sub> supply current	Logic inputs = 0V or 2.75V	- 40°C to +125°C			1	μA
DYNAM	IC CHARACTERISTICS						
		V <sub>S</sub> = 1.5V	25°C		14		ns
TRAN	Transition time between channels	$R_{L} = 200\Omega, C_{L} = 15pF$	- 40°C to +85°C			21	ns
		Refer to Transition Time	- 40°C to +125°C			21	ns
		V <sub>S</sub> = 1.5V	25°C		8		ns
OPEN	Break before make time	$R_{L} = 200\Omega, C_{L} = 15pF$	- 40°C to +85°C	1			ns
BBM)		Refer to Break-Before-Make	- 40°C to +125°C	1			ns
			25°C		14		ns
ON(EN)	Enable turn-on time	V <sub>S</sub> = 1.5V R <sub>L</sub> = 200Ω, C <sub>L</sub> = 15pF	- 40°C to +85°C			21	ns
		Refer to tON(EN) and tOFF(EN)	- 40°C to +125°C			22	ns
			25°C		8		ns
OFF(EN)	Enable turn-off time	V <sub>S</sub> = 1.5V R <sub>L</sub> = 200Ω, C <sub>L</sub> = 15pF	- 40°C to +85°C		-	11	ns
		Refer to tON(EN)and tOFF(EN)	- 40°C to +125°C			12	ns
Q <sub>C</sub>	Charge Injection	$V_S = -1V$ $R_S = 0\Omega$ , $C_L = 1nF$ Refer to Charge Injection	25°C		- 1	12	рС

Copyright © 2024 Texas Instruments Incorporated



# 5.7 Electrical Characteristics (V\_{DD} = 2.5V ±10 %), (V\_{SS} = - 2.5V ±10 %) ( 续 )

at $T_A = 25^{\circ}C$ , $V_{DD} = +2.5V$ , $V_{SS} = -2.5V$	(unless otherwise noted)	

	PARAMETER	TEST CONDITIONS	TA	MIN TY	P MAX	UNIT
0	Off Isolation	$R_L = 50\Omega$ , $C_L = 5pF$ f = 1MHz Refer to Off Isolation	25°C	- 6	5	dB
O <sub>ISO</sub>		$R_L = 50\Omega, C_L = 5pF$ f = 10MHz Refer to Off Isolation	25°C	- 4	5	dB
v	Crosstalk	R <sub>L</sub> = 50Ω, C <sub>L</sub> = 5pF f = 1MHz Refer to Crosstalk	25°C	– S	0	dB
X <sub>TALK</sub>		R <sub>L</sub> = 50Ω, C <sub>L</sub> = 5pF f = 10MHz Refer to Crosstalk	25°C	- 8	0	dB
BW	Bandwidth	$R_L = 50\Omega$ , $C_L = 5pF$ Refer to Bandwidth	25°C	13	5	MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1MHz	25°C		7	pF
C <sub>DOFF</sub>	Drain off capacitance	f = 1MHz	25°C	3	2	pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1MHz	25°C	3	8	pF

## 5.8 Electrical Characteristics (V<sub>DD</sub> = 1.8V ±10 %)

at  $T_A = 25^{\circ}$ C,  $V_{DD} = 1.8$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	OG SWITCH						
		$V_{\rm S} = 0V$ to $V_{\rm DD}$	25°C		40		Ω
R <sub>ON</sub>	On-resistance	I <sub>SD</sub> = 10mA	- 40°C to +85°C			80	Ω
		Refer to On-Resistance	- 40°C to +125°C			80	Ω
		$V_{\rm S} = 0V$ to $V_{\rm DD}$	25°C		0.4		Ω
$\Delta R_{ON}$	On-resistance matching between channels	I <sub>SD</sub> = 10mA	- 40°C to +85°C			1.5	Ω
		Refer to On-Resistance	- 40°C to +125°C			1.5	Ω
	Source off leakage current	V <sub>DD</sub> = 1.98V	25°C	- 0.05	±0.003	0.05	nA
I <sub>S(OFF)</sub>		Switch Off V <sub>D</sub> = 1.62V / 1V	- 40°C to +85°C	- 0.1		0.1	nA
0(011)		V <sub>S</sub> = 1V / 1.62V Refer to Off-Leakage Current	- 40°C to +125°C	- 0.5		0.5	nA
	Drain off leakage current	$V_{DD} = 1.98V$ Switch Off $V_{D} = 1.62V / 1V$ $V_{S} = 1V / 1.62V$ Refer to Off-Leakage Current	25°C	- 0.1	±0.005	0.1	nA
I <sub>D(OFF)</sub>			- 40°C to +85°C	- 0.5		0.5	nA
D(011)	5		- 40°C to +125°C	- 2		2	nA
		V <sub>DD</sub> = 1.98V	25°C	- 0.1	±0.005	0.1	nA
I <sub>D(ON)</sub> I <sub>S(ON)</sub>	Channel on leakage current	Switch On V <sub>D</sub> = V <sub>S</sub> = 1.62V / 1V	- 40°C to +85°C	- 0.5		0.5	nA
·3(UN)		Refer to On-Leakage Current	- 40°C to +125°C	- 2		2	nA
LOGIC	INPUTS (EN, A0, A1)		·				
V <sub>IH</sub>	Input logic high		- 40°C to +125°C	1.07		5.5	V
V <sub>IL</sub>	Input logic low			0		0.68	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μA
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		- 40°C to +125°C			±0.05	μA



# 5.8 Electrical Characteristics (V<sub>DD</sub> = 1.8V ±10 %) ( 续 )

at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 1.8V$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
C			25°C	1		pF	
C <sub>IN</sub>	Logic input capacitance		- 40°C to +125°C			2	pF
POWER	SUPPLY						
		Logic inputs = 0V or 5.5V	25°C		0.001		μA
IDD	V <sub>DD</sub> supply current		- 40°C to +125°C			0.85	μA



# 5.8 Electrical Characteristics (V<sub>DD</sub> = 1.8V ±10 %) ( 续 )

at  $T_A = 25^{\circ}$ C,  $V_{DD} = 1.8$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAM	IC CHARACTERISTICS						
		$V_{\rm S} = 1V$	25°C		28		ns
t <sub>TRAN</sub>	Transition time between channels	$R_{L} = 200\Omega, C_{L} = 15pF$	- 40°C to +85°C			48	ns
		Refer to Transition Time	- 40°C to +125°C			48	ns
		V <sub>S</sub> = 1V	25°C		16		ns
t <sub>OPEN</sub> (BBM)	Break before make time	R <sub>L</sub> = 200Ω, C <sub>L</sub> = 15pF	- 40°C to +85°C	1			ns
		Refer to Break-Before-Make	- 40°C to +125°C	1			ns
		V <sub>S</sub> = 1V	25°C		28		ns
t <sub>ON(EN)</sub>	Enable turn-on time	$R_{L} = 200\Omega, C_{L} = 15pF$	- 40°C to +85°C			48	ns
		Refer to tON(EN) and tOFF(EN)	- 40°C to +125°C			48	ns
		$V_{\rm S} = 1V$	25°C		16		ns
t <sub>OFF(EN)</sub>	Enable turn-off time	R <sub>L</sub> = 200Ω, C <sub>L</sub> = 15pF	- 40°C to +85°C			27	ns
		Refer to tON(EN) and tOFF(EN)	- 40°C to +125°C			27	ns
Q <sub>C</sub>	Charge Injection	$\label{eq:V_S} \begin{array}{l} V_{S} = 1V \\ R_{S} = 0\Omega, \ C_{L} = 1nF \\ Refer to Charge Injection \end{array}$	25°C		- 0.5		рС
0		$R_L = 50\Omega$ , $C_L = 5pF$ f = 1MHz Refer to Off Isolation	25°C		- 65		dB
O <sub>ISO</sub>	Off Isolation	R <sub>L</sub> = 50Ω, C <sub>L</sub> = 5pF f = 10MHz Refer to Off Isolation	25°C		- 45		dB
v	Createlle	$R_L = 50\Omega, C_L = 5pF$ f = 1MHz Refer to Crosstalk	25°C		- 90		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega, C_L = 5pF$ f = 10MHz Refer to Crosstalk	25°C		- 80		dB
BW	Bandwidth	$R_L = 50\Omega$ , $C_L = 5pF$ Refer to Bandwidth	25°C		135		MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1MHz	25°C		7		pF
C <sub>DOFF</sub>	Drain off capacitance	f = 1MHz	25°C		32		pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1MHz	25°C		38		pF

## 5.9 Electrical Characteristics (V<sub>DD</sub> = 1.2V ±10 %)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALC	OG SWITCH						
R <sub>ON</sub>		$V_{e} = 0V to V_{ep}$	25°C		70		Ω
	On-resistance	V <sub>S</sub> = 0V to V <sub>DD</sub> I <sub>SD</sub> = 10mA Refer to On-Resistance	- 40°C to +85°C			105	Ω
			- 40°C to +125°C			105	Ω
		$V_{S} = 0V$ to $V_{DD}$ $I_{SD} = 10mA$ Refer to On-Resistance	25°C		0.4		Ω
$\Delta R_{ON}$	On-resistance matching between channels		- 40°C to +85°C			1.5	Ω
			- 40°C to +125°C			1.5	Ω



# 5.9 Electrical Characteristics (V\_{DD} = 1.2V ±10 %) ( 续 )

	PARAMETER	TEST CONDITIONS	TA	MIN	ТҮР	MAX	UNIT
		V <sub>DD</sub> = 1.32V	25°C	- 0.05	±0.003	0.05	nA
	Source off leakage current <sup>(1)</sup>	Switch Off V <sub>D</sub> = 1V / 0.8V	- 40°C to +85°C	- 0.1		0.1	nA
IS(OFF)		$V_{S} = 0.8V / 1V$ Refer to Off-Leakage Current	- 40°C to +125°C	- 0.5		0.5	nA
		V <sub>DD</sub> = 1.32V	25°C	- 0.1	±0.005	0.1	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch Off V <sub>D</sub> = 1V / 0.8V	- 40°C to +85°C	- 0.5		0.5	nA
'D(OFF)		V <sub>S</sub> = 0.8V / 1V Refer to Off-Leakage Current	- 40°C to +125°C	- 2		2	nA
		V <sub>DD</sub> = 1.32V	25°C	- 0.1	±0.005	0.1	nA
I <sub>D(ON)</sub>	Channel on leakage current	Switch On $V_D = V_S = 1V / 0.8V$	- 40°C to +85°C	- 0.5		0.5	nA
I <sub>S(ON)</sub>		Refer to On-Leakage Current	- 40°C to +125°C	- 2		2	nA
LOGIC	INPUTS (EN, A0, A1)		1				
V <sub>IH</sub>	Input logic high		4000 1	0.96		5.5	V
V <sub>IL</sub>	Input logic low		- − 40°C to +125°C	0		0.36	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μA
l <sub>IH</sub> I <sub>IL</sub>	Input leakage current		- 40°C to +125°C			±0.05	μA
C			25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		- 40°C to +125°C			2	pF
POWER	SUPPLY						
I	V <sub>DD</sub> supply current	Logic inputs = 0V or 5.5V	25°C		0.001		μA
I <sub>DD</sub>	v <sub>DD</sub> supply current		- 40°C to +125°C			0.7	μA
DYNAM	IC CHARACTERISTICS					·	
		$V_{\rm S} = 1V$	25°C		60		ns
t <sub>TRAN</sub>	Transition time between channels	$R_L = 200\Omega$ , $C_L = 15pF$ Refer to Transition Time	- 40°C to +85°C			210	ns
			- 40°C to +125°C			210	ns
		$V_{\rm S} = 1V$	25°C		28		ns
	Break before make time	$R_{L} = 200\Omega, C_{L} = 15pF$	- 40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	- 40°C to +125°C	1			ns
		V <sub>S</sub> = 1V	25°C		60		ns
t <sub>ON(EN)</sub>	Enable turn-on time	$R_{L} = 200\Omega, C_{L} = 15pF$	- 40°C to +85°C			190	ns
		Refer to tON(EN) and tOFF(EN)	- 40°C to +125°C			190	ns
		V <sub>S</sub> = 1V	25°C		45		ns
t <sub>OFF(EN)</sub>	Enable turn-off time	$R_{L} = 200\Omega, C_{L} = 15pF$	- 40°C to +85°C			150	ns
		Refer to tON(EN) and tOFF(EN)	- 40°C to +125°C			150	ns
Q <sub>C</sub>	Charge Injection	$V_S = 1V$ $R_S = 0\Omega$ , $C_L = 1nF$ Refer to Charge Injection	25°C		- 0.5		рС
0	Off Isolation	$R_L = 50\Omega$ , $C_L = 5pF$ f = 1MHz Refer to Off Isolation	25°C		- 65		dB
O <sub>ISO</sub>		R <sub>L</sub> = 50Ω, C <sub>L</sub> = 5pF f = 10MHz Refer to Off Isolation	25°C		- 45		dB




## 5.9 Electrical Characteristics (V<sub>DD</sub> = 1.2V ±10 %) ( 续 )

	PARAMETER	TEST CONDITIONS	TA	MIN TYP MAX	UNIT
×	Createlly	$R_L = 50\Omega$ , $C_L = 5pF$ f = 1MHz Refer to Crosstalk	25°C	- 90	dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega, C_L = 5pF$ f = 10MHz Refer to Crosstalk	25°C	- 80	dB
BW	Bandwidth	$R_L = 50\Omega, C_L = 5pF$ Refer to Bandwidth	25°C	135	MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1MHz	25°C	7	pF
C <sub>DOFF</sub>	Drain off capacitance	f = 1MHz	25°C	32	pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1MHz	25°C	38	pF

(1) When  $V_S$  is 1V,  $V_D$  is 0.8V, and vice versa.

### **Typical Characteristics**


at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 5V$  (unless otherwise noted)





## **Typical Characteristics**


at T<sub>A</sub> = 25°C, V<sub>DD</sub> = 5V (unless otherwise noted)





## **Typical Characteristics**


at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 5V$  (unless otherwise noted)





## **Typical Characteristics**

at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 5V$  (unless otherwise noted)





### 6 Detailed Description

#### 6.1 Overview

#### 6.1.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. The measurement setup used to measure  $R_{ON}$  is shown in 🖄 6-1. Voltage (V) and current ( $I_{SD}$ ) are measured using this setup, and  $R_{ON}$  is computed with  $R_{ON} = V / I_{SD}$ :




图 6-1. On-Resistance Measurement Setup

#### 6.1.2 Off-Leakage Current


There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current
- 2. Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$ .

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol  $I_{D(OFF)}$ .

The setup used to measure both off-leakage currents is shown in  $\boxed{8}$  6-2.







#### 6.1.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol  $I_{S(ON)}$ .

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement.  $\boxtimes$  6-3 shows the circuit used for measuring the on-leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .





图 6-3. On-Leakage Measurement Setup

#### 6.1.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the address signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device, system level timing can then account for the time constant added from the load resistance and load capacitance.  $\boxed{8}$  6-4 shows the setup used to measure transition time, denoted by the symbol t<sub>TRANSITION</sub>.







#### 6.1.5 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay.  $\boxed{8}$  6-5 shows the setup used to measure break-before-make delay, denoted by the symbol t<sub>OPEN(BBM)</sub>.





图 6-5. Break-Before-Make Delay Measurement Setup

#### 6.1.6 t<sub>ON(EN)</sub> and t<sub>OFF(EN)</sub>

Turn-on time is defined as the time taken by the output of the device to rise to 10% after the enable has risen past the logic threshold. The 10% measurement is utilized to provide the timing of the device, system level timing can then account for the time constant added from the load resistance and load capacitance.  $\mathbb{E}$  6-6 shows the setup used to measure turn-on time, denoted by the symbol  $t_{ON(EN)}$ .

Turn-off time is defined as the time taken by the output of the device to fall to 90% after the enable has fallen past the logic threshold. The 90% measurement is utilized to provide the timing of the device, system level timing can then account for the time constant added from the load resistance and load capacitance.  $\mathbb{E}$  6-6 shows the setup used to measure turn-off time, denoted by the symbol  $t_{OFF(EN)}$ .







#### 6.1.7 Charge Injection

The TMUX1109 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol  $Q_{C}$ .  $\boxtimes$  6-7 shows the setup used to measure charge injection from source (Sx) to drain (D).





图 6-7. Charge-Injection Measurement Setup

#### 6.1.8 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel.  $\mathbb{E}$  6-8 shows the setup used to measure and the equation used to compute off isolation.



#### 图 6-8. Off Isolation Measurement Setup

$$Off \ Isolation = 20 \cdot Log \left( \frac{V_{OUT}}{V_{S}} \right)$$

(1)


21

提交文档反馈



### 6.1.9 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel.  $\mathbb{E}$  6-9 shows the setup used to measure, and the equation used to compute crosstalk.




#### 图 6-9. Crosstalk Measurement Setup

Channel-to-Channel Crosstalk = 
$$20 \cdot Log\left(\frac{V_{OUT}}{V_S}\right)$$
 (2)

#### 6.1.10 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device.  $\boxtimes$  6-10 shows the setup used to measure bandwidth.



#### 图 6-10. Bandwidth Measurement Setup



### 6.2 Functional Block Diagram

The TMUX1109 is an 4:1, differential (2-channel), multiplexer. Each switch is turned on or off based on the state of the address lines and enable pin.




图 6-11. TMUX1109 Functional Block Diagram

#### 6.3 Feature Description

#### 6.3.1 Bidirectional Operation

The TMUX1109 conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

#### 6.3.2 Rail to Rail Operation

The valid signal path input/output voltage for TMUX1109 ranges from V<sub>SS</sub> to V<sub>DD</sub>.

#### 6.3.3 1.8V Logic Compatible Inputs

The TMUX1109 has 1.8-V logic compatible control for all logic control inputs. The logic input thresholds scale with supply but still provide 1.8-V logic control when operating at 5.5V supply voltage. 1.8-V logic level inputs allows the TMUX1109 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8V logic implementations refer to *Simplifying Design with 1.8V logic Muxes and Switches* 

#### 6.3.4 Fail-Safe Logic

The TMUX1109 supports Fail-Safe Logic on the control input pins (EN, A0, A1) allowing for operation up to 5.5V above V<sub>SS</sub>, regardless of the state of the supply pin. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pins of the TMUX1109 to be ramped to 5.5V while V<sub>DD</sub> = 0V. Additionally, the feature enables operation of the TMUX1109 with V<sub>DD</sub> = 1.2V while allowing the select pins to interface with a logic level of another device up to 5.5V.



#### 6.3.5 Ultra-Low Leakage Current

The TMUX1109 provides extremely low on-leakage and off-leakage currents. The TMUX1109 is capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultralow leakage currents. ⊠ 6-12 shows typical leakage currents of the TMUX1109 versus temperature.




图 6-12. Leakage Current vs Temperature

#### 6.3.6 Ultra-Low Charge Injection

The TMUX1109 has a transmission gate topology, as shown in  $\mathbb{E}$  6-13. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




图 6-13. Transmission Gate Topology

The TMUX1109 has special charge-injection cancellation circuitry that reduces the source-to-drain charge injection to as low as 1pC at  $V_S$  = 1V as shown in  $\bigotimes$  6-14.






图 6-14. Charge Injection vs Source Voltage

#### 6.4 Device Functional Modes

When the EN pin of the TMUX1109 is pulled high, one of the switches is closed based on the state of the address lines. When the EN pin is pulled low, all the switches are in an open state regardless of the state of the address lines.

#### 6.4.1 Truth Tables

A1	A0	A0 Selected Input Connected To Drain (DA, DB) Pins										
X <sup>(1)</sup>	χ <mark>(1)</mark>	All channels are off										
0	0	S1A and S1B										
0	1	S2A and S2B										
1	0	S3A and S3B										
1	1	S4A and S4B										
	X <sup>(1)</sup> 0	A1         A0           X <sup>(1)</sup> X <sup>(1)</sup> 0         0           0         1										

#### 表 6-1. TMUX1109 Truth Table

(1) X denotes *do not care*.



## 7 Application and Implementation

备注


以下应用部分中的信息不属于 TI 元件规格, TI 不担保其准确性和完整性。TI 的客户负责确定元件是否适合其用途,以及验证和测试其设计实现以确认系统功能。

### 7.1 Application Information

The TMUX11xx family offers ulta-low input/output leakage currents and low charge injection. These devices operate up to 5.5V, and offer true rail-to-rail input and output. The TMUX1109 has a low on-capacitance which allows faster settling time when multiplexing inputs in the time domain. These features make the TMUX11xx devices a family of precision, robust, high-performance analog multiplexer for low-voltage applications.

#### 7.2 Typical Application

[X] 7-1 shows a 16-bit, simultaneous-sampling data-acquisition system. This example is typical in industrial applications that require sampling simultaneous signals such as optical modules, analog input modules, and motor drive circuits for position feedback. The circuit uses eight fully differential amplifiers (FDAs), a 16-bit, 3-MSPS successive-approximation-resistor (SAR) analog-to-digital converter (ADC), along with a two differential precision multiplexers. Refer to *True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit* for more information.





#### 7.2.1 Design Requirements

For this design example, use the parameters listed in  $\frac{1}{5}$  7-1.

VALUES							
5V							
4.096V							
2.048V							
3.636V							
1.8V compatible							

#### 表 7-1. Design Parameters

#### 7.2.2 Detailed Design Procedure

The TMUX1109 can operate without any external components except for the supply decoupling capacitors. If the device desired power-up state is disabled, then the enable pin should have a weak pull-down resistor and be controlled by the MCU through the GPIO. All inputs being muxed to the ADC must fall within the recommend operating conditions of the TMUX1109 including signal range and continuous current. System level design and component selection are made according to *True Differential*, *4 x 2 MUX*, *Analog Front End*, *Simultaneous-Sampling ADC Circuit*.

- 1. The ADS9224R was selected because of the dual simultaneous sampling and high throughput (3-MSPS).
- 2. The TMUX1109 4:1 (2x) multiplexer was selected to support 4 differential inputs for each ADC.
- 3. Find ADC full-scale range, resolution and common-mode range specifications.
- 4. Determine the linear range of the FDA (THS4551) based on common-mode and output swing specification.
- 5. Select COG capacitors for all filter capacitors at the ADC input to minimize distortion.
- 6. Select the FDA gain resistors RF1,2, RG1,2. Use 0.1% 20ppm/°C film resistors or better for good accuracy, low gain drift and to minimize distortion.
- 7. Introduction to SAR ADC Front-End Component Selection covers the methods for selecting the charge bucket circuit Rfil1, Rfil1 and Cfil. These component values are dependent on the amplifier bandwidth, data converter sampling rare, and data converter design. The values shown here will give good settling and AC performance for the amplifier and data converter in this example. If the design is modified, a different RC filter must be selected.
- 8. The THS4551 is commonly used in high-speed precision fully differential SAR applications as it has sufficient bandwidth to settle to charge kickback transients from the ADC input sampling, and multiplexer charge injection and provides the common-mode level shifting to the voltage range of the SAR ADC.
- 9. The TMUX1109 is used in high-speed precision fully differential SAR applications as it has sufficient bandwidth, low charge injection, and low on-resistance and capacitance. Low capacitance supports fast switching between channels and allows the system to settle within required precision in the specified timing.



### 7.2.3 Application Curve

Charge injection impacts system performance and settling characteristics of the charge bucket circuit. A multiplexer with low charge injection and a flat response across input voltage allows the system to settle to the required precision during the ADC acquisition period. 图 7-2 shows the flat charge injection of the TMUX1109 at multiple supply voltages.




图 7-2. Charge Injection vs Source Voltage

### 7.3 Power Supply Recommendations

The TMUX1109 operates across a wide supply range of 1.08V to 5.5V, or  $\pm 2.5V$ . Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the  $V_{DD}$  and  $V_{SS}$  supplies to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1  $\mu$  F to 10  $\mu$  F from  $V_{DD}$  and  $V_{SS}$  to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.

### 7.4 Layout

### 7.4.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self – inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. [main 7-3] shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




图 7-3. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

图 7-4 shows an example of a PCB layout with the TMUX1109. Some key considerations are:

- Decouple the V<sub>DD</sub> pin with a 0.1µF capacitor, and place the capacitor as close to the pin as possible. Ensure
  that the capacitor voltage rating is sufficient for the V<sub>DD</sub> supply.
- Keep the input lines as short as possible.
- Use a solid ground plane to reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

#### 7.4.2 Layout Example




图 7-4. TMUX1109 Layout Example



## 8 Device and Documentation Support

#### 8.1 Documentation Support

#### 8.1.1 Related Documentation

For releated documentation, see the following:

- Texas Instruments, True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit.
- Texas Instruments, Improve Stability Issues with Low CON Multiplexers.
- Texas Instruments, *Simplifying Design with 1.8V logic Muxes and Switches*.
- Texas Instruments, Eliminate Power Sequencing with Powered-off Protection Signal Switches.
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers.
- Texas Instruments, QFN/SON PCB Attachment.
- Texas Instruments, Quad Flatpack No-Lead Logic Packages.

### 8.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 8.3 支持资源

TI E2E<sup>™</sup> 中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

#### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

#### 8.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 8.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

### **9 Revision History**

注:以前版本的页码可能与当前版本的页码不同

С	hanges from Revision * (December 2018) to Revision A (February 2024)	Page
•	Updated Is or Id (Continuous Current) values	4
	Added Ipeak values to Recommended Operating Conditions table	

### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX1109PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM1109	Samples
TMUX1109RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1D1	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

www.ti.com

Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*Al	l dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TMUX1109PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
	TMUX1109RSVR	UQFN	RSV	16	3000	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

7-Feb-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1109PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
TMUX1109RSVR	UQFN	RSV	16	3000	189.0	185.0	36.0

# **PW0016A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0016A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

# **RSV 16**


## 1.8 x 2.6, 0.4 mm pitch

# **GENERIC PACKAGE VIEW**

## UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **RSV0016A**



# **PACKAGE OUTLINE**

## UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



#### NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.




# **RSV0016A**

# **EXAMPLE BOARD LAYOUT**

## UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




# **RSV0016A**

# **EXAMPLE STENCIL DESIGN**

## UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司