

# TPS3899-Q1 具有可编程感应和复位延迟以及按钮监视器的毫微功耗、精密电压监控器

## 1 特性

符合汽车应用标准：

- 具有符合 AEC-Q100 标准的下列特性：
  - 器件温度等级 1：-40°C 至 +125°C 的工作环境温度范围
  - 器件 HBM ESD 分类等级 2
  - 器件 CDM ESD 分类等级 C7B

专为高性能而设计：

- 毫微静态电流：125nA (典型值)
- 高阈值精度： $\pm 0.5\%$  (典型值)
- 内置精密迟滞 ( $V_{HYS}$ )：5% (典型值)

适用于多种应用：

- 工作电压范围：
  - 0.85V 至 6V (DL 和 PL 输出)
  - 1V 至 6V (PH 输出)
- 可调节阈值电压：0.505V (典型值)
- 精密电压和按钮监视器
- 可编程感应和复位延迟
- 固定电压 ( $V_{IT-}$ )：0.8V 至 5.4V (步长为 0.1V)

多种输出拓扑/封装类型：

- TPS3899DL-Q1：漏极开路，低电平有效 ( $\overline{RESET}$ )
- TPS3899PL-Q1：推挽，低电平有效 ( $\overline{RESET}$ )
- TPS3899PH-Q1：推挽，高电平有效 ( $\overline{RESET}$ )
- 封装：1.5mm × 1.5mm WSON (DSE)

## 2 应用

- 高级驾驶辅助系统 (ADAS)
- 信息娱乐系统音响主机
- 汽车网关
- 摄像头模块
- 雷达 ECU
- 汽车外部放大器

## 3 说明

TPS3899-Q1 是一款毫微级功率、精密电压监控器，具有  $\pm 0.5\%$  的阈值精度和可编程感应和复位延迟时间，并采用节省空间的 6 引脚 1.5mm × 1.5mm WSON 封装。TPS3899-Q1 是一款功能丰富的电压监控器，可提供同类产品中超小型的总解决方案尺寸。在监控电压轨或按钮信号时，内置迟滞和可编程延迟可防止出现错误的复位信号。


通过单独的 VDD 和 SENSE 引脚，可实现高可靠性系统所需的冗余。SENSE 与 VDD 解耦，可以监控 VDD 以外的轨电压。SENSE 引脚的高阻抗输入支持使用可选的外部电阻器。CTS 和 CTR 都提供了对 RESET 信号的上升沿和下降沿进行延迟调整的能力。CTS 忽略受监控电压轨上的电压干扰，从而也可充当去抖动器；作为手动复位工作时，用于强制系统复位。

TPS3899-Q1 以紧凑的外形提供了精密的性能和卓越的功能，成为各种汽车和电池供电/低功耗应用的理想解决方案。该器件的额定工作温度范围为 -40°C 至 +125°C ( $T_A$ )。

### 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 (标称值)
TPS3899-Q1	WSON (6) DSE	1.5mm x 1.5mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录



\* $R_{pull-up}$  is required for open-drain variants only

### 典型应用电路



## Table of Contents

<b>1 特性</b> .....	1	7.4 Device Functional Modes.....	16
<b>2 应用</b> .....	1	<b>8 Application and Implementation</b> .....	17
<b>3 说明</b> .....	1	8.1 Application Information.....	17
<b>4 Device Nomenclature</b> .....	3	8.2 Typical Application.....	17
<b>5 Pin Configuration and Functions</b> .....	4	8.3 Application Curves.....	20
<b>6 Specifications</b> .....	5	8.4 Power Supply Recommendations.....	21
6.1 Absolute Maximum Ratings.....	5	8.5 Layout.....	21
6.2 ESD Ratings.....	5	<b>9 Device and Documentation Support</b> .....	22
6.3 Recommended Operating Conditions.....	5	9.1 Device Support.....	22
6.4 Thermal Information.....	5	9.2 Receiving Notification of Documentation Updates....	23
6.5 Electrical Characteristics.....	6	9.3 支持资源.....	23
6.6 Timing Requirements.....	7	9.4 Trademarks.....	24
6.7 Timing Diagrams.....	8	9.5 静电放电警告.....	24
6.8 Typical Characteristics.....	9	9.6 术语表.....	24
<b>7 Detailed Description</b> .....	12	<b>10 Revision History</b> .....	24
7.1 Overview.....	12	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	24
7.2 Functional Block Diagram.....	12		
7.3 Feature Description.....	12		

## 4 Device Nomenclature

图 4-1 shows the device naming nomenclature of the TPS3899-Q1. For all possible output types and threshold voltage options, see [Device Naming Convention](#) for a more detailed explanation. Contact TI sales representatives or on TI's [E2E forum](#) for detail and availability of other options; minimum order quantities apply.





图 4-1. Device Naming Nomenclature

## 5 Pin Configuration and Functions



**图 5-1. DSE Package  
6-Pin WSON  
TPS3899-Q1 (Top View)**

**表 5-1. Pin Functions**

PIN		I/O	DESCRIPTION
NO.	NAME		
1	CTR	—	Capacitor programmable reset delay: The CTR pin offers a user-adjustable delay time when returning from reset condition. Connecting this pin to a ground-referenced capacitor sets the RESET/RESET delay time to deassert.
2	CTS	—	Capacitor programmable sense delay: The CTS pin offers a user-adjustable delay time when asserting reset condition. Connecting this pin to a ground-referenced capacitor sets the RESET/RESET delay time to assert.
3	GND	—	Ground
4	VDD	I	Supply voltage pin: Good analog design practice is to place a 0.1µF decoupling capacitor close to this pin.
5	SENSE	I	This pin is connected to the voltage that will be monitored for fixed variants or to a resistor divider for the adjustable variant. When the voltage on the SENSE pin transitions below the negative threshold voltage $V_{IT-}$ , RESET/RESET asserts to active logic after the sense delay set by CTS. When the voltage on the SENSE pin transitions above the positive threshold voltage $V_{IT-} + V_{HYS}$ , RESET/RESET releases to inactive logic (deasserts) after the reset delay set by CTR. For noisy applications, placing a 10nF to 100nF ceramic capacitor close to this pin may be needed for optimum performance.
6	RESET	O	RESET active-low output that asserts to a logic low state after CTS delay when the monitored voltage on the SENSE pin is lower than the negative threshold voltage $V_{IT-}$ . RESET remains logic low (asserted) until the SENSE input rises above $V_{IT-} + V_{HYS}$ and the CTR reset delay expires.
6	RESET	O	RESET active-high output that asserts to a logic high state after CTS delay when the monitored voltage on the SENSE pin is lower than the negative threshold voltage $V_{IT-}$ . RESET remains logic high (asserted) until the SENSE input rises above $V_{IT-} + V_{HYS}$ and the CTR reset delay expires.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted <sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	VDD, SENSE, RESET (TPS3899DL)	- 0.3	6.5	V
	CTR, CTS, RESET (TPS3899PL), RESET (TPS3899PH)	- 0.3	V <sub>DD</sub> +0.3 <sup>(3)</sup>	V
Current	RESET pin and RESET pin		±20	mA
Temperature <sup>(2)</sup>	Operating ambient temperature, T <sub>A</sub>	- 40	125	°C
Temperature <sup>(2)</sup>	Storage, T <sub>stg</sub>	- 65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Rating (AMR)* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute maximum rated conditions for long periods may affect device reliability.
- (2) As a result of the low dissipated power in this device, it is assumed that T<sub>J</sub> = T<sub>A</sub>.
- (3) The absolute maximum rating is (VDD + 0.3) V or 6.5 V, whichever is smaller.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000
		Charged device model (CDM), per AEC Q100-011	±750

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Voltage	VDD, SENSE, RESET (TPS3899DL)	0		6	V
Voltage	CTR, CTS, RESET (TPS3899PL), RESET (TPS3899PH)	0		VDD	V
Current	RESET pin and RESET pin current	0		±5	mA
T <sub>A</sub>	Operating free air temperature	- 40		125	°C
C <sub>CTR</sub>	CTR pin capacitor range	0		10	µF
C <sub>CTS</sub>	CTS pin capacitor range	0		10	µF

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS3899-Q1		UNIT
		DSE		
		6 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	214.9		°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	153.7		°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	112.3		°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	25.5		°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	111.8		°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A		°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

CTR = CTS = Open,  $\overline{\text{RESET}}$  pull-up resistor ( $R_{\text{pull-up}}$ ) = 100 k $\Omega$  to  $V_{\text{DD}}$ , output reset load ( $C_{\text{LOAD}}$ ) = 10 pF and over the operating free-air temperature range -40°C to 125°C, unless otherwise noted.  $V_{\text{DD}}$  ramp rate  $\leq 1 \text{ V} / \mu\text{s}$ . Typical values are at  $T_{\text{A}} = 25^\circ\text{C}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>COMMON PARAMETERS</b>						
$V_{\text{DD}}$	Input supply voltage (Open Drain Low and Push Pull Low)		0.85		6	V
$V_{\text{DD}}$	Input supply voltage (Push Pull High)		1		6	V
$V_{\text{IT-}}$ (1)	Negative-going input threshold range	for all output configs	0.8		5.4	V
$V_{\text{ADJ-VIT-}}$	Negative-going input threshold for adjustable sense threshold version			0.505		V
$V_{\text{IT-}}$ accuracy	Negative-going input threshold accuracy	$V_{\text{IT-}} = 0.505 \text{ V}$ (ADJ version) or 0.8 V to 1.7 V (Fixed threshold)	-2.5	$\pm 0.5$	2.5	%
		$V_{\text{IT-}} = 1.8 \text{ V}$ to 5.4 V (Fixed threshold)	-2	$\pm 0.5$	2	
$V_{\text{HYS}}$	Hysteresis on $V_{\text{IT-}}$	$V_{\text{IT-}} = 0.505 \text{ V}$ and 0.8 V	3	5	8	%
		$V_{\text{IT-}} = 0.9 \text{ V}$ to 5.4 V	3	5	7	%
$I_{\text{SENSE}}$	Current into Sense pin, fixed threshold version	$V_{\text{DD}} = V_{\text{SENSE}} = 6 \text{ V}$		0.025	0.1	$\mu\text{A}$
	Current into Sense pin, ADJ version	$V_{\text{DD}} = V_{\text{SENSE}} = 6 \text{ V}$		0.025	0.05	$\mu\text{A}$
$I_{\text{DD}}$	Supply current into VDD pin when sense pin is separate	$V_{\text{DD}} = V_{\text{SENSE}} = 6 \text{ V}$ $V_{\text{IT-}} = 0.505 \text{ V}$ and 0.8 V to 5.4 V		0.125	1	$\mu\text{A}$
$V_{\text{TH\_CTS}}$	Voltage threshold to stop CTS capacitor charge and assert RESET			$0.73 * V_{\text{DD}}$		V
$V_{\text{TH\_CTR}}$	Voltage threshold to stop CTR capacitor charge and deassert RESET			$0.73 * V_{\text{DD}}$		V
$R_{\text{CTS}}$	CTS pin internal pull up resistance			500		k $\Omega$
$R_{\text{CTR}}$	CTR pin internal pull up resistance			500		k $\Omega$
<b>TPS3899DL (Open-drain active-low)</b>						
$V_{\text{POR}}$	Power on reset voltage (2)	$V_{\text{OL(max)}} = 300 \text{ mV}$ $I_{\text{RESET(Sink)}} = 15 \mu\text{A}$			700	mV
$V_{\text{OL}}$	Low level output voltage	$V_{\text{DD}} = 0.85 \text{ V}$ $I_{\text{RESET(Sink)}} = 15 \mu\text{A}$			300	mV
		$V_{\text{DD}} = 3.3 \text{ V}$ $I_{\text{RESET(Sink)}} = 2 \text{ mA}$			300	mV
$I_{\text{lk(OD)}}$	Open-Drain output leakage current	$V_{\text{DD}} = V_{\text{PULLUP}} = 6 \text{ V}$ , $T_{\text{A}} = -40^\circ\text{C}$ to $85^\circ\text{C}$		10	100	nA
		$V_{\text{DD}} = V_{\text{PULLUP}} = 6 \text{ V}$		10	350	nA
<b>TPS3899PL (Push-pull active-low)</b>						
$V_{\text{POR}}$	Power on reset voltage (2)	$V_{\text{OL(max)}} = 300 \text{ mV}$ $I_{\text{RESET(Sink)}} = 15 \mu\text{A}$			700	mV
$V_{\text{OL}}$	Low level output voltage	$V_{\text{DD}} = 0.85 \text{ V}$ $I_{\text{RESET(Sink)}} = 15 \mu\text{A}$			300	mV
		$V_{\text{DD}} = 3.3 \text{ V}$ $I_{\text{RESET(Sink)}} = 2 \text{ mA}$			300	mV
$V_{\text{OH}}$	High level output voltage	$V_{\text{DD}} = 1.8 \text{ V}$ $I_{\text{RESET(Source)}} = 500 \mu\text{A}$	$0.8V_{\text{DD}}$			V
		$V_{\text{DD}} = 3.3 \text{ V}$ $I_{\text{RESET(Source)}} = 500 \mu\text{A}$	$0.8V_{\text{DD}}$			V
		$V_{\text{DD}} = 6 \text{ V}$ $I_{\text{RESET(Source)}} = 2 \text{ mA}$	$0.8V_{\text{DD}}$			V

## 6.5 Electrical Characteristics (续)

CTR = CTS = Open,  $\overline{\text{RESET}}$  pull-up resistor ( $R_{\text{pull-up}}$ ) = 100 k $\Omega$  to  $V_{\text{DD}}$ , output reset load ( $C_{\text{LOAD}}$ ) = 10 pF and over the operating free-air temperature range - 40°C to 125°C, unless otherwise noted.  $V_{\text{DD}}$  ramp rate  $\leq 1 \text{ V} / \mu\text{s}$ . Typical values are at  $T_{\text{A}} = 25^\circ\text{C}$ .

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>TPS3899PH (Push-pull active-high)</b>					
$V_{\text{POR}}$	Power on reset voltage <sup>(2)</sup>	$V_{\text{OH}(\text{min})} = 0.8V_{\text{DD}}$ $I_{\text{RESET}(\text{Source})} = 15 \mu\text{A}$		900	mV
$V_{\text{OL}}$	Low level output voltage	$V_{\text{DD}} = 3.3 \text{ V}$ $I_{\text{RESET}(\text{Sink})} = 500 \mu\text{A}$		300	mV
		$V_{\text{DD}} = 6 \text{ V}$ $I_{\text{RESET}(\text{Sink})} = 2 \text{ mA}$		300	mV
$V_{\text{OH}}$	High level output voltage	$V_{\text{DD}} = 1 \text{ V}$ $I_{\text{RESET}(\text{Sink})} = 15 \mu\text{A}$		$0.8V_{\text{DD}}$	V
		$V_{\text{DD}} = 1.5 \text{ V}$ $I_{\text{RESET}(\text{Sink})} = 500 \mu\text{A}$		$0.8V_{\text{DD}}$	V
		$V_{\text{DD}} = 3.3 \text{ V}$ $I_{\text{RESET}(\text{Sink})} = 2 \text{ mA}$		$0.8V_{\text{DD}}$	V

- (1)  $V_{\text{IT-}}$  threshold voltage range from 0.8 V to 5.4 V (for DL, PL) and 1 to 5.4 V (for PH) in 100 mV steps, for released versions see Device Voltage Thresholds table.
- (2) Minimum  $V_{\text{DD}}$  voltage level for a controlled output state. Below  $V_{\text{POR}}$ , the output cannot be determined.


## 6.6 Timing Requirements

At  $0.85 \text{ V} \leq V_{\text{DD}} \leq 6 \text{ V}$ , CTR = CTS = Open,  $\overline{\text{RESET}}$  pull-up resistor ( $R_{\text{pull-up}}$ ) = 100 k $\Omega$  to  $V_{\text{DD}}$ , output reset load ( $C_{\text{LOAD}}$ ) = 10 pF and over the operating free-air temperature range - 40°C to 125°C, unless otherwise noted.  $V_{\text{DD}}$  ramp rate  $\leq 1 \text{ V} / \mu\text{s}$ . Typical values are at  $T_{\text{A}} = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$t_{\text{STRT}}$	Startup Delay <sup>(1)</sup>	CTR pin = Open or NC		300	$\mu\text{s}$	
$t_{\text{D-SENSE}}$	Detect time delay $V_{\text{DD}} = (V_{\text{IT+}} + 10\%) \text{ to } (V_{\text{IT-}} - 10\%)$ <sup>(2)</sup>	CTS pin = Open or NC		30	50	$\mu\text{s}$
		CTS pin = 10 nF		6.2		ms
		CTS pin = 1 $\mu\text{F}$		619		ms
$t_{\text{D}}$	Reset time delay	CTR pin = Open or NC		40	80	$\mu\text{s}$
		CTR pin = 10 nF <sup>(3)</sup>		6.2		ms
		CTR pin = 1 $\mu\text{F}$ <sup>(3)</sup>		619		ms
$t_{\text{GL-VIT-}}$	Glitch immunity $V_{\text{IT-}}$	5% $V_{\text{IT-}}$ overdrive <sup>(4)</sup>		10	$\mu\text{s}$	

- (1) When  $V_{\text{DD}}$  starts from less than  $V_{\text{POR}}$  and then exceeds the specified minimum  $V_{\text{DD}}$ , reset is asserted till startup delay ( $t_{\text{STRT}}$ ) +  $t_{\text{D}}$  delay based on capacitor on CTR pin. After this time, the device controls the RESET pin based on the SENSE pin voltage.
- (2)  $t_{\text{D-SENSE}}$  measured from threshold trip point ( $V_{\text{IT-}}$ ) to  $V_{\text{OL}}$  for active low variants and  $V_{\text{OH}}$  for active high variants.
- (3) Ideal capacitor
- (4) Overdrive % =  $[(V_{\text{DD}} / V_{\text{IT-}}) - 1] \times 100\%$


## 6.7 Timing Diagrams



(1) t<sub>D (no cap)</sub> is included in t<sub>STRT</sub> time delay. If t<sub>D</sub> delay is programmed by an external capacitor connected to the CTR pin then t<sub>D</sub> programmed time is added to the startup time.

(2) Be advised, in some instances, the VDD falling slew rate in 图 6-1 can be slow or such that VDD decay time is much larger than the SENSE delay time (t<sub>D-SENSE</sub>) time allowing the output to assert. If the VDD falling slew rate is much faster than the (t<sub>D-SENSE</sub>), the output appears to be not asserted.

图 6-1. TPS3899DL01-Q1 and TPS3899PL01-Q1 Timing Diagram



(1) t<sub>D (no cap)</sub> is included in t<sub>STRT</sub> time delay. If t<sub>D</sub> delay is programmed by an external capacitor connected to the CTR pin then t<sub>D</sub> programmed time is added to the startup time.

(2) Be advised, in some instances, that the VDD falling slew rate in 图 6-2 can be slow or such that VDD decay time is much larger than the SENSE delay time (t<sub>D-SENSE</sub>) time allowing the output to assert. If the VDD falling slew rate is much faster than the (t<sub>D-SENSE</sub>), the output appears to be not asserted.

图 6-2. TPS3899PH01-Q1 Timing Diagram



## 6.8 Typical Characteristics

Typical characteristics show the typical performance of the TPS3899-Q1 device. Test conditions are  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , and  $R_{\text{pull-up}} = 100\text{k}\Omega$ , unless otherwise noted.




图 6-3. Supply Current vs Supply Voltage




图 6-4. SENSE Current vs  $V_{\text{SENSE}}$




图 6-5.  $V_{\text{IT-}}$  Accuracy vs Temperature




图 6-6.  $V_{\text{HYS}}$  vs Temperature




图 6-7. SENSE Glitch Immunity ( $V_{\text{IT-}}$ ) vs Overdrive




图 6-8. Startup Delay vs Temperature

### 6.8 Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS3899-Q1 device. Test conditions are  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , and  $R_{\text{pull-up}} = 100\text{k}\Omega$ , unless otherwise noted.




图 6-9. Propagation Delay vs Temperature




图 6-10. Reset Time Delay vs Temperature




图 6-11. RESET Delay vs CTR Capacitance




图 6-12. SENSE Delay vs Temperature




图 6-13. SENSE Delay vs CTS Capacitance




图 6-14.  $V_{OL}$  vs  $I_{OL}$

### 6.8 Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS3899-Q1 device. Test conditions are  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , and  $R_{\text{pull-up}} = 100\text{k}\Omega$ , unless otherwise noted.




图 6-15.  $V_{OL}$  vs Temperature


## 7 Detailed Description

### 7.1 Overview

The TPS3899-Q1 Voltage supervisor with separate SENSE monitor asserts a  $\overline{\text{RESET}}/\text{RESET}$  signal when the SENSE pin voltage drops below  $V_{\text{IT}}$ . For the duration of the sense delay set by CTS. If the SENSE pin voltage rises above  $V_{\text{IT}} + V_{\text{HYS}}$  before the sense delay expires, the  $\overline{\text{RESET}}/\text{RESET}$  pin does not assert. When asserted, the  $\overline{\text{RESET}}/\text{RESET}$  output remains asserted until SENSE voltage returns above  $V_{\text{IT}} + V_{\text{HYS}}$  for the duration of the reset delay set by CTR. If the SENSE pin voltage falls below  $V_{\text{IT}}$  before the reset delay expires while  $\overline{\text{RESET}}/\text{RESET}$  is asserted,  $\overline{\text{RESET}}/\text{RESET}$  will remain asserted.

Like most voltage supervisors, the TPS3899-Q1 includes a reset delay  $t_{\text{D}}$  to provide time for the power and clocks to settle before letting the processor out of reset. At power up, the circuits inside the TPS3899-Q1 need additional time to start the reset delay timer after its power supply VDD has reached minimum  $V_{\text{DD(MIN)}}$  for these circuits to start operating properly. This additional time is specified with the parameter start-up delay  $t_{\text{STRT}}$ . [图 6-1](#) shows the timing diagram indicating this additional delay. After VDD is stable and above  $V_{\text{DD(MIN)}}$  subsequent changes of the sense voltage across the threshold voltage will trigger reset after only the reset delay. The reset time delay  $t_{\text{D}}$  is set by a capacitor on the CTR pin. The start-up delay has a maximum limit of 300  $\mu\text{s}$  for a ramp rate of  $V_{\text{DD}} \leq 1\text{V} / \mu\text{s}$ .

### 7.2 Functional Block Diagram



### 7.3 Feature Description

The combination of user-adjustable sense delay time via CTS and reset delay time via CTR with a broad range of threshold voltages allow these devices to be used in a wide array of applications. Fixed negative threshold voltages  $V_{\text{IT}}$  can be factory set from 0.8V to 5.4V in steps of 100mV [1.1V to 5.4V for the -PH (push-pull active high) variants]. CTS and CTR pins allow the sense delay and reset delay to be set to typical values of 30  $\mu\text{s}$  and 40  $\mu\text{s}$ , respectively, by leaving these pins floating. External capacitors can be placed on the CTS and CTR pins to program the sense and reset delays independently.

### 7.3.1 VDD Hysteresis

The internal comparator has built-in hysteresis to avoid erroneous output reset release. If the voltage at the VDD pin falls below  $V_{IT-}$ , the output reset is asserted. When the voltage at the VDD pin goes above  $V_{IT-}$  plus hysteresis ( $V_{HYS}$ ) the output reset is deasserted after  $t_D$  delay.




图 7-1. Hysteresis Diagram

### 7.3.2 User-Programmable Sense and Reset Time Delay

The sense delay corresponds to the configuration of CTS and the reset delay corresponds to the configuration of CTR. The sense and reset time delay can be set to a minimum value of 50 $\mu$ s and 80 $\mu$ s by leaving the CTS and CTR pins floating respectively, or a maximum value of approximately 6.2 seconds by connecting 10 $\mu$ F delay capacitor.

The relationship between external capacitor ( $C_{CT\_EXT}$ ) in Farads at CTS or CTR pins and the time delay in seconds is given by 方程式 1.

$$t_{D-SENSE (typ)} \text{ or } t_D (typ) = -\ln(0.27) \times R_{CT (typ)} \times C_{CT\_EXT} + t_{D (CTS \text{ or } CTR = OPEN)} \quad (1)$$

方程式 1 is simplified to 方程式 2 and 方程式 3 by plugging  $R_{CT (typ)}$  and  $t_{D (CTS \text{ or } CTR = OPEN)}$  given in 节 6.5 and 节 6.6 section:

$$t_{D-SENSE} = 654666 \times C_{CTS\_EXT} + 50\mu s \quad (2)$$

$$t_D = 654666 \times C_{CTR\_EXT} + 80\mu s \quad (3)$$

方程式 4 and 方程式 5 solves for both external capacitor values ( $C_{CTS\_EXT}$ ) and ( $C_{CTR\_EXT}$ ) in units of Farads where  $t_{D-SENSE}$  and  $t_D$  are in units of seconds:

$$C_{CTS\_EXT} = (t_{D-SENSE} - 50\mu s) \div 654666 \quad (4)$$

$$C_{CTR\_EXT} = (t_D - 80\mu s) \div 654666 \quad (5)$$

The sense or reset delay varies according to three variables: the external capacitor ( $C_{CT\_EXT}$ ), CTS and CTR pin internal resistance ( $R_{CT}$ ) provided in 节 6.5, and a constant. The minimum and maximum variance due to the constant is show in 方程式 6 and 方程式 7:

$$t_{D-SENSE (min)} \text{ or } t_D (min) = -\ln(0.29) \times R_{CT (min)} \times C_{CT\_EXT (min)} + t_{D (no \text{ cap, min})} \quad (6)$$

$$t_{D-SENSE (max)} \text{ or } t_D (max) = -\ln(0.25) \times R_{CT (max)} \times C_{CT\_EXT (max)} + t_{D (no \text{ cap, max})} \quad (7)$$

The recommended maximum sense and reset delay capacitors for the TPS3899-Q1 is limited to 10 $\mu$ F as this makes sure there is enough time for either capacitors to fully discharge when a voltage fault occurs. When a voltage fault occurs, the previously charged up capacitor discharges and if the monitored voltage returns from the fault condition before either delay capacitors discharges completely, both delays will be shorter than expected. The capacitors will begin charging from a voltage above zero and resulting in shorter than expected time delays. Larger delay capacitors can be used so long as the capacitors have enough time to fully discharge

during the duration of the voltage fault. To ensure the capacitors are fully discharged, the time period or duration of the voltage fault needs to be greater than 10% of the programmed reset time delay.

图 7-2 shows the charge and discharge behavior on CTS and CTR that defines the sense and reset delays respectively. When SENSE transitions below  $V_{IT-}$ , the capacitor connected to CTS begins to charge. Once the CTS capacitor charges to an internal threshold shown as  $V_{TH\_CTS}$ ,  $\overline{RESET}$  transitions to active-low logic state and the CTS capacitor then begins to discharge immediately. When SENSE transitions above  $V_{IT-} + V_{HYS}$ , the capacitor connected to CTR begins to charge. Once the CTR capacitor charges to the internal threshold  $V_{TH\_CTR}$ ,  $\overline{RESET}$  releases back to inactive logic high state and the CTR capacitor begins to discharge immediately. Please note that for active-high variants, RESET follows the inverse behavior of  $\overline{RESET}$ .





图 7-2. CTS and CTR Charge and Discharge Behavior Relative to SENSE and  $\overline{RESET}$

图 7-3 shows the charge and discharge behavior on CTS and CTR where the monitored voltage is VDD. Similar to 图 7-2, 图 7-3 illustrates a SENSE signal that is transitioning below  $V_{IT-}$  before the CTR capacitor reaches to an internal threshold voltage  $V_{TH\_CTR}$  and  $t < t_D$ . The result of the CTR capacitor not reaching the internal threshold voltage  $V_{TH\_CTR}$  is  $\overline{RESET}$  will become deasserted. Once  $\overline{RESET}$  is deasserted, charging begins for the CTS capacitor. When the CTS voltage reaches the internal threshold  $V_{TH\_CTS}$ ,  $\overline{RESET}$  will become asserted. This phenomenon is caused by the SENSE falling edge triggering the discharging of the CTR capacitor and producing a deassert signal on the  $\overline{RESET}$  output.



\*  $t_{discharge-CTS}$  and  $t_{discharge-CTR}$ : To ensure the capacitors are fully discharged, the time period or duration of the voltage fault needs to be greater than 10% of the programmed reset time delay.

图 7-3. CTS and CTR Charge and Discharge Behavior Relative to VDD, SENSE and RESET

### 7.3.3 RESET/RESET Output

Upon power up,  $\overline{\text{RESET}}/\text{RESET}$  begins asserted and remains asserted until the SENSE pin voltage rises above the positive voltage threshold  $V_{IT-} + V_{HYS}$  for the duration of the reset delay set by CTR. After the SENSE pin voltage is above  $V_{IT-} + V_{HYS}$  for the reset delay,  $\overline{\text{RESET}}/\text{RESET}$  deasserts.  $\overline{\text{RESET}}/\text{RESET}$  remains deasserted long as the SENSE pin voltage is above the positive threshold. If the SENSE pin voltage falls below the negative threshold ( $V_{IT-}$ ) for the duration of the sense delay set by CTS, then  $\overline{\text{RESET}}/\text{RESET}$  is asserted.

An external pull-up resistor is required for the open-drain variants. Connect the external pull-up resistor to the proper voltage rail to enable the outputs to be connected to other devices at the correct interface voltage level.  $\overline{\text{RESET}}/\text{RESET}$  can be pulled up to any voltage up to 6.0V, independent of the device supply voltage.

### 7.3.4 SENSE Input

The SENSE input can vary from 0V to 6.0V, regardless of the device supply voltage used. The SENSE pin is used to monitor a critical voltage rail or push-button input. If the voltage on this pin drops below  $V_{IT-}$ , then  $\overline{\text{RESET}}/\text{RESET}$  is asserted after the sense delay time set by CTS. When the voltage on the SENSE pin rises above the positive threshold voltage  $V_{IT-} + V_{HYS}$ ,  $\overline{\text{RESET}}/\text{RESET}$  deasserts after the reset delay time set by CTR. The internal comparator has built-in hysteresis to make sure well-defined  $\overline{\text{RESET}}/\text{RESET}$  assertions and deassertions even when there are small changes on the voltage rail being monitored.

The TPS3899-Q1 device is relatively immune to short transients on the SENSE pin. Glitch immunity ( $t_{GI\_V_{IT-SENSE}}$ ), found in 节 6.6, is dependent on threshold overdrive, as illustrated in 图 6-7. Although not required in most cases, for noisy applications, good analog design practice is to place a 10nF to 100nF bypass capacitor at the SENSE input to reduce sensitivity to transient voltages on the monitored signal.

#### 7.3.4.1 Immunity to SENSE Pin Voltage Transients

The TPS3899-Q1 is immune to short voltage transient spikes on the input pins. To further improve the noise immunity on the SENSE pin, placing a 10nF to 100nF capacitor between the SENSE pin and GND can reduce the sensitivity to transient voltages on the monitored signal.

Sensitivity to transients depends on both transient duration and overdrive (amplitude) of the transient. Overdrive is defined by how much  $V_{SENSE}$  exceeds the specified threshold, and is important to know because the smaller the overdrive, the slower the response of the outputs. Threshold overdrive is calculated as a percent of the threshold in question, as shown in 方程式 8.

$$\text{Overdrive} = |((V_{SENSE} / V_{IT-}) - 1) \times 100\%| \quad (8)$$




图 7-4. Overdrive vs Pulse Duration

## 7.4 Device Functional Modes

表 7-1 summarizes the various functional modes of the device.

表 7-1. Truth Table

$V_{DD}$	SENSE <sup>(1)</sup>	RESET	RESET
$V_{DD} < V_{POR}$	—	Undefined	Undefined
$V_{POR} < V_{DD} < V_{DD(MIN)}$ <sup>(2)</sup>	—	L	H
$V_{DD} \geq V_{DD(MIN)}$	$V_{SENSE} < V_{IT-}$	L	H
$V_{DD} \geq V_{DD(MIN)}$	$V_{SENSE} > V_{IT-} + V_{HYS}$	H	L

- (1) SENSE pin voltage must be less than  $V_{IT-}$  for the sense delay set by CTS or greater than  $V_{IT-} + V_{HYS}$  for the reset delay set by CTR before RESET transitions
- (2) When  $V_{DD}$  falls below  $V_{DD(MIN)}$ , the internal undervoltage-lockout takes effect and  $\overline{\text{RESET}}$  is held logic low (RESET is held logic high) until  $V_{DD}$  falls below  $V_{POR}$  at which the  $\overline{\text{RESET}}$ /RESET output is undefined.

### 7.4.1 Normal Operation ( $V_{DD} > V_{DD(min)}$ )

When  $V_{DD}$  is greater than  $V_{DD(min)}$ , the  $\overline{\text{RESET}}$ /RESET pin is determined by the voltage on the SENSE pin and the sense delay and reset delay set by CTS and CTR respectively.

### 7.4.2 Above Power-On-Reset But Less Than $V_{DD(min)}$ ( $V_{POR} < V_{DD} < V_{DD(min)}$ )

When the voltage on  $V_{DD}$  is less than the  $V_{DD(min)}$  voltage, and greater than the power-on-reset voltage  $V_{POR}$ , the  $\overline{\text{RESET}}$ /RESET signal is asserted regardless of the voltage on the SENSE pin.

### 7.4.3 Below Power-On-Reset ( $V_{DD} < V_{POR}$ )

When the voltage on  $V_{DD}$  is lower than  $V_{POR}$ , the device does not have enough voltage to assert the output  $\overline{\text{RESET}}$ /RESET to the correct logic state. The output results in being undefined as shown in 图 6-1 or in 图 6-2. If the output  $\overline{\text{RESET}}$ /RESET is an open-drain variant, the voltage can be pulled up to  $V_{DD}$  or to the pull-up voltage. Neither output can be relied upon for proper device function.



## 8 Application and Implementation

### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The following sections describe in detail how to properly use this device, depending on the requirements of the final application.

### 8.2 Typical Application

#### 8.2.1 Design 1: Dual Rail Monitoring with Power-Up Sequencing

A typical application for the TPS3899-Q1 is voltage rail monitoring and power-up sequencing as shown in [图 8-1](#). The TPS3899-Q1 can be used to monitor any rail above 0.8V. In this design application, two TPS3899-Q1 devices monitor two separate voltage rails and sequences the rails upon power-up. The TPS3899DL01-Q1 is used to monitor the 3.3V main power rail and the TPS3899PL16-Q1 is used to monitor the 1.8V rail provided by the LDO for other system peripherals. The  $\overline{\text{RESET}}$  output of the TPS3899DL01-Q1 is connected to the enable (EN) input of the LDO with an external pull-up resistor  $R_{\text{PULL-UP}}$  to the 3.3V power rail. The  $\overline{\text{RESET}}$  output of the TPS3899PL16-Q1 is connected to the  $\overline{\text{RESET}}$  input of the microcontroller. A reset event is initiated on either voltage supervisor when the VDD voltage is less than  $V_{\text{IT-}}$ , falling threshold voltage. For a system reset event, a push-button input is placed at the SENSE pin of the TPS3899DL01-Q1.




图 8-1. TPS3899-Q1 Voltage Rail Monitor and Power-Up Sequencer Design Block Diagram

### 8.2.1.1 Design Requirements

This design requires voltage supervision on two voltage rails: 3.3V and 1.8V. The voltage rails need to sequence upon power up with the 3.3V coming up at least 25ms followed by the 1.8V rail.

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Two Rail Voltage Supervision	Monitor 3.3V and 1.8V rails	Two TPS3899-Q1 devices provide voltage monitoring with 1% accuracy with either an adjustable threshold device or fixed voltage options available in 0.1V variations.
Voltage Rail Sequencing	Power up the 3.3V rail first within 25ms followed by 1.8V rail	The CTR capacitors on TPS3899DL01-Q1 and TPS3899PL16-Q1 are set to 0.047 $\mu$ F and 0.022 $\mu$ F, respectively, for a reset time delays of 29ms and 13.7ms typical.
Reset Asserting and Timing 1	Reset needs to assert under the reset condition of a push-button press or VDD < 2.9V after a period of 10ms.	Reset asserts under the reset condition of a push-button press or VDD < 2.9V after a period of 13.7ms. The RESET output deasserts after 29ms when VDD > 3.05V.
Reset Asserting and Timing 2	Reset needs to assert under the reset condition of VDD < 1.6V after a period of 5ms.	Reset asserts under the reset condition of VDD < 1.6V after a period of 6.2ms. The RESET output deasserts after 13.7ms when VDD > 1.68V.
Max device current consumption	1 $\mu$ A	Each TPS3899-Q1 requires 125nA typical.

### 8.2.1.2 Detailed Design Procedure

The primary constraint for this application is choosing the correct device to monitor the supply voltage of the microprocessor. The TPS3899-Q1 can monitor any voltage with the adjustable voltage threshold option or fixed voltages between 0.8V and 5.4V. Depending on how far away from the nominal voltage rail the user wants the voltage supervisor to trigger determines the correct voltage supervisor variant to choose. In this example, [图 8-2](#) shows the output, RESET, of the TPS3899DL01-Q1 when the 3.3V rail falls to 2.9V after the sense time delay expires. The TPS3899PL16-Q1 triggers a reset when the 1.8V rail falls to 1.6V.

The secondary constraint for this application is the sense and reset time delay. If the monitored voltage rail 3.3V has large voltage ripple noise and goes below the programmed threshold voltage but returns above the  $V_{IT+} + V_{HYS}$  before the sense time delay expires, the output does not assert. Therefore, the sense time delay prevents false sense resets by allowing the monitored voltage rail 3.3V to not assert the output during the programmed sense time delay period set by the capacitor on the CTS pin. In the application, the CTS capacitors for both the TPS3899DL01-Q1 and TPS3899PL16-Q1 are set to be 0.022  $\mu$ F and 0.01  $\mu$ F, respectively, and resulted in sense time delays of 13.7ms and 6.2ms. In addition to the sense delay time, the reset time delay for the TPS3899DL01-Q1 must be at least 25ms to allow the microprocessor, and all other devices using the 3.3V rail, enough time to startup correctly before the 1.8V rail is enabled via the LDO. Once the LDO is enabled, the reset time delay for the TPS3899PL16-Q1 must be at least 10ms to allow the 1.8V rail to settle. For applications with ambient temperatures ranging from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , CTS and CTR can be calculated using  $R_{CTS}$  and  $R_{CTR}$ . Solving for  $C_{CTS}$  and  $C_{CTR}$  in [方程式 4](#) and [方程式 5](#) for 10ms and 25ms gives a minimum capacitor value of 0.016 $\mu$ F and 0.0403 $\mu$ F which are rounded up to standard values of 0.022 $\mu$ F and 0.047 $\mu$ F, respectively, to account for capacitor tolerance.




图 8-2. TPS3899DL01-Q1 3.3V Voltage Rail Monitor Timing Diagram

A 1 $\mu$ F decoupling capacitor is connected to the VDD pin as a good analog design practice. The pull-up resistor is only required for the open-drain device variants and is calculated to make sure that  $V_{OL}$  does not exceed the max limit given the  $I_{RESET(Sink)}$  possible at the expected supply voltage. The open-drain variant is used in this design example and the nominal VDD is 3.3V but dropping to 2.9V for  $V_{IT-}$ , the voltage across the pull-up resistor can be determined. In 节 6.5, max  $V_{OL}$  provides 2mA  $I_{RESET(Sink)}$  for 3.3V VDD. Using 2mA of  $I_{RESET(Sink)}$  and 300mV max  $V_{OL}$ , gives us 1.3k $\Omega$  for the pull-up resistor. Any value higher than 1.3k $\Omega$  makes sure that  $V_{OL}$  does not exceed the 300mV max specification.

### 8.3 Application Curves

These application curves were taken with the TPS3899EVM which uses the TPS3899DL01DSER. Please see the [TPS3899EVM User Guide](#) for more information.



图 8-3. Sense Delay where CTS = 0.1  $\mu$  F




图 8-4. Reset Delay where CTR = 0.1  $\mu$  F

## 8.4 Power Supply Recommendations

The TPS3899-Q1 is designed to operate from an input supply with a voltage range between 0.85V and 6V. An input supply capacitor is not required for this device; however, if the input supply is noisy, then good analog practice is to place a 0.1 $\mu$ F capacitor between the VDD pin and the GND pin. Also, placing a 10nF to 100nF capacitor between the SENSE pin and GND can reduce the sensitivity to transient voltages on the monitored signal. This device has a 6.5V absolute maximum rating on the VDD pin. If the voltage supply providing power to VDD is susceptible to any large voltage transient that can exceed 6.5V, additional precautions must be taken.


## 8.5 Layout

### 8.5.1 Layout Guidelines

Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a 0.1 $\mu$ F ceramic capacitor near the VDD pin. If a capacitor is not connected to the CTS or CTS pins, then minimize parasitic capacitance on this pin so the sense delay or reset delay times are not adversely affected. To improve noise immunity on the SENSE pin, place a capacitor ( $C_{SENSE}$ ) as close as possible to the SENSE pin. Placing a 10nF to 100nF capacitor between the SENSE pin and GND can reduce the sensitivity to transient voltages on the monitored signal.

### 8.5.2 Layout Example

The layout example in [Figure 8-5](#) shows how the TPS3899-Q1 is laid out on a printed circuit board (PCB) with a user-defined sense delay and reset delay.



**图 8-5. Recommended Layout**

## 9 Device and Documentation Support

### 9.1 Device Support

#### 9.1.1 Device Nomenclature

图 4-1 in [Device Nomenclature](#) and 表 9-1 shows how to decode the function of the device based on the part number shown in 表 9-2.

**表 9-1. Device Naming Convention**

DESCRIPTION	NOMENCLATURE	VALUE
Generic Part number	TPS3899-Q1	TPS3899-Q1
Variant code (Output Toplogy)	DL	Open-Drain, Active-Low
	PL	Push-Pull, Active-Low
	PH	Push-Pull, Active-High
Detect Voltage Option	## (two characters)	01: 0.505V (adjustable)
		Example: 08 stands for 0.8V threshold 0.8V to 5.4V (fixed threshold voltage)
Package	DSE	WSON
Reel	R	Large Reel
Automotive Version	Q1	AEC-Q100

表 9-2 shows the possible variants of the TPS3899-Q1. Please refer to the Package Option Addendum (POA), in this data sheet, for which variant is orderable and available; minimum order quantities apply.

**表 9-2. Device Naming Convention**

ORDERABLE DEVICE NAME			THRESHOLD VOLTAGE (V)
-DL (OPEN-DRAIN ACTIVE-LOW)	-PL (PUSH-PULL ACTIVE-LOW)	-PH (PUSH-PULL ACTIVE-HIGH)	
TPS3899DL01-Q1	TPS3899PL01-Q1	TPS3899PH01-Q1	0.505
TPS3899DL08-Q1	TPS3899PL08-Q1	N/A	0.80
TPS3899DL09-Q1	TPS3899PL09-Q1	N/A	0.90
TPS3899DL10-Q1	TPS3899PL10-Q1	N/A	1.00
TPS3899DL11-Q1	TPS3899PL11-Q1	TPS3899PH11-Q1	1.10
TPS3899DL12-Q1	TPS3899PL12-Q1	TPS3899PH12-Q1	1.20
TPS3899DL13-Q1	TPS3899PL13-Q1	TPS3899PH13-Q1	1.30
TPS3899DL14-Q1	TPS3899PL14-Q1	TPS3899PH14-Q1	1.40
TPS3899DL15-Q1	TPS3899PL15-Q1	TPS3899PH15-Q1	1.50
TPS3899DL16-Q1	TPS3899PL16-Q1	TPS3899PH16-Q1	1.60
TPS3899DL17-Q1	TPS3899PL17-Q1	TPS3899PH17-Q1	1.70
TPS3899DL18-Q1	TPS3899PL18-Q1	TPS3899PH18-Q1	1.80
TPS3899DL19-Q1	TPS3899PL19-Q1	TPS3899PH19-Q1	1.90
TPS3899DL20-Q1	TPS3899PL20-Q1	TPS3899PH20-Q1	2.00
TPS3899DL21-Q1	TPS3899PL21-Q1	TPS3899PH21-Q1	2.10
TPS3899DL22-Q1	TPS3899PL22-Q1	TPS3899PH22-Q1	2.20
TPS3899DL23-Q1	TPS3899PL23-Q1	TPS3899PH23-Q1	2.30
TPS3899DL24-Q1	TPS3899PL24-Q1	TPS3899PH24-Q1	2.40
TPS3899DL25-Q1	TPS3899PL25-Q1	TPS3899PH25-Q1	2.50

**表 9-2. Device Naming Convention (续)**

ORDERABLE DEVICE NAME			THRESHOLD VOLTAGE (V)
-DL (OPEN-DRAIN ACTIVE-LOW)	-PL (PUSH-PULL ACTIVE-LOW)	-PH (PUSH-PULL ACTIVE-HIGH)	
TPS3899DL26-Q1	TPS3899PL26-Q1	TPS3899PH26-Q1	2.60
TPS3899DL27-Q1	TPS3899PL27-Q1	TPS3899PH27-Q1	2.70
TPS3899DL28-Q1	TPS3899PL28-Q1	TPS3899PH28-Q1	2.80
TPS3899DL29-Q1	TPS3899PL29-Q1	TPS3899PH29-Q1	2.90
TPS3899DL30-Q1	TPS3899PL30-Q1	TPS3899PH30-Q1	3.00
TPS3899DL31-Q1	TPS3899PL31-Q1	TPS3899PH31-Q1	3.10
TPS3899DL32-Q1	TPS3899PL32-Q1	TPS3899PH32-Q1	3.20
TPS3899DL33-Q1	TPS3899PL33-Q1	TPS3899PH33-Q1	3.30
TPS3899DL34-Q1	TPS3899PL34-Q1	TPS3899PH34-Q1	3.40
TPS3899DL35-Q1	TPS3899PL35-Q1	TPS3899PH35-Q1	3.50
TPS3899DL36-Q1	TPS3899PL36-Q1	TPS3899PH36-Q1	3.60
TPS3899DL37-Q1	TPS3899PL37-Q1	TPS3899PH37-Q1	3.70
TPS3899DL38-Q1	TPS3899PL38-Q1	TPS3899PH38-Q1	3.80
TPS3899DL39-Q1	TPS3899PL39-Q1	TPS3899PH39-Q1	3.90
TPS3899DL40-Q1	TPS3899PL40-Q1	TPS3899PH40-Q1	4.00
TPS3899DL41-Q1	TPS3899PL41-Q1	TPS3899PH41-Q1	4.10
TPS3899DL42-Q1	TPS3899PL42-Q1	TPS3899PH42-Q1	4.20
TPS3899DL43-Q1	TPS3899PL43-Q1	TPS3899PH43-Q1	4.30
TPS3899DL44-Q1	TPS3899PL44-Q1	TPS3899PH44-Q1	4.40
TPS3899DL45-Q1	TPS3899PL45-Q1	TPS3899PH45-Q1	4.50
TPS3899DL46-Q1	TPS3899PL46-Q1	TPS3899PH46-Q1	4.60
TPS3899DL47-Q1	TPS3899PL47-Q1	TPS3899PH47-Q1	4.70
TPS3899DL48-Q1	TPS3899PL48-Q1	TPS3899PH48-Q1	4.80
TPS3899DL49-Q1	TPS3899PL49-Q1	TPS3899PH49-Q1	4.90
TPS3899DL50-Q1	TPS3899PL50-Q1	TPS3899PH50-Q1	5.00
TPS3899DL51-Q1	TPS3899PL51-Q1	TPS3899PH51-Q1	5.10
TPS3899DL52-Q1	TPS3899PL52-Q1	TPS3899PH52-Q1	5.20
TPS3899DL53-Q1	TPS3899PL53-Q1	TPS3899PH53-Q1	5.30
TPS3899DL54-Q1	TPS3899PL54-Q1	TPS3899PH54-Q1	5.40

## 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 9.3 支持资源

[TI E2E™ 中文支持论坛](#)是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的[使用条款](#)。

## 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

## 9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 9.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 10 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision A (September 2021) to Revision B (November 2023)	Page
• Removed Min and Max values for RCTS and RCTR.....	6
• Updated equations in User-Programmable Sense and Reset Time Delay section.....	13

Changes from Revision * (April 2021) to Revision A (September 2021)	Page
• 量产数据发布.....	1

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3899DL01DSERQ1	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	M4	<a href="#">Samples</a>
TPS3899DL11DSERQ1	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	QB	<a href="#">Samples</a>
TPS3899DL30DSERQ1	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	M5	<a href="#">Samples</a>
TPS3899DL31DSERQ1	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	M7	<a href="#">Samples</a>
TPS3899PL16DSERQ1	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LO	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS3899-Q1 :**

- Catalog : [TPS3899](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3899DL01DSERQ1	WSO	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
TPS3899DL11DSERQ1	WSO	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
TPS3899DL30DSERQ1	WSO	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
TPS3899DL31DSERQ1	WSO	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
TPS3899PL16DSERQ1	WSO	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3899DL01DSERQ1	WSON	DSE	6	3000	210.0	185.0	35.0
TPS3899DL11DSERQ1	WSON	DSE	6	3000	210.0	185.0	35.0
TPS3899DL30DSERQ1	WSON	DSE	6	3000	210.0	185.0	35.0
TPS3899DL31DSERQ1	WSON	DSE	6	3000	210.0	185.0	35.0
TPS3899PL16DSERQ1	WSON	DSE	6	3000	210.0	185.0	35.0



4220552/B 01/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.




# EXAMPLE STENCIL DESIGN

DSE0006A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:40X

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024，德州仪器 (TI) 公司