









TPS56C215 ZHCSEU8G - MARCH 2016 - REVISED AUGUST 2024

TPS56C215 3.8V 至 17V 输入、12A 同步降压 SWIFT

1 特性

- 集成 13.5m Ω 和 4.5m Ω MOSFET
- 支持 12A 持续 I_{OUT}
- 4.5V 启动 (没有 5.0V 外部偏置)
- 整个温度范围内的基准电压为 0.6V ±-1%
- 0.6V 至 5.5V 输出电压范围
- 支持陶瓷输出电容器
- D-CAP3™ 控制模式,用于快速瞬态响应
- 可选强制持续导通模式 (FCCM),用于实现窄输出 电压纹波,或自动跳跃 Eco-Mode,用于实现高轻
- 400kHz、800kHz 和 1.2MHz 的可选 F_{SW}
- 单调启动至预偏置输出
- 具有断续重启功能的两个可调节电流限制设置
- 可选 5V 外部偏置,可提升效率
- 可调节软启动,默认软启动时间为 1ms
- - 40°C 至 150°C 的工作结温范围
- 小型 3.5mm × 3.5mm HotRod™ QFN 封装
- 与 8A TPS568215 之间引脚对引脚兼容
- 在 WEBENCH® 设计工具中受支持

典型应用

2 应用

- 服务器、云计算、存储
- 电信和网络、负载点 (POL)
- IPC、工厂自动化、PLC、测试测量
- 高端 DTV

3 说明


TPS56C215 是一款具有自适应导通时间 D-CAP3 控制 模式的小尺寸单片 12A 同步降压转换器。该器件集成 了低 R_{DS}(on) 功率 MOSFET,简单易用且高效,只需 极少的外部组件,适合空间受限的电源系统。具有竞争 力的特性包括非常精确的基准电压、快速负载瞬态响 应、自动跳跃模式运行以实现轻负载效率、可调节的电 流限制和无需外部补偿。强制持续导通模式有助于满足 高性能 DSP 和 FPGA 的严格电压调节精度要求。 TPS56C215 采用热增强型 18 引脚 HotRod QFN 封

装,并且设计为在 -40°C 至 150°C 的结温范围内运 行。

封装信息

器件型号	對装 (1) 對裝尺寸 ⁽²⁾	
TPS56C215	RNN (VQFN-HR , 18)	3.5mm × 3.5mm

- 有关更多信息,请参阅节 10。
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。



效率与输出电流之间的关系

English Data Sheet: SLVSD05



Table of Contents

1 特性	1
2 应用	1
3 说明	
4 Pin Configuration and Functions	
5 Specifications	
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	
5.3 Recommended Operating Conditions	
5.4 Thermal Information	5
5.5 Electrical Characteristics	5
5.6 Timing Requirements	6
5.7 Typical Characteristics	7
6 Detailed Description	12
6.1 Overview	12
6.2 Functional Block Diagram	13
6.3 Feature Description	13
6.4 Device Functional Modes	10

∠∪
20
20
25
26
29
29
30
30
30
30
30
30
31
31

4 Pin Configuration and Functions




图 4-1. RNN Package, 18-Pin VQFN

表 4-1. Pin Functions

Р	IN	TYPF ⁽¹⁾	DESCRIPTION
NAME	NO.	I TPE("/	DESCRIPTION
воот	1	I	Supply input for the gate drive voltage of the high-side MOSFET. Connect the bootstrap capacitor between BOOT and SW.
VIN	2,11	Р	Input voltage supply pin for the control circuitry. Connect the input decoupling capacitors between VIN and PGND.
PGND	3, 4, 5, 8, 9, 10	G	Power GND terminal for the controller circuit and the internal circuitry. Connect to AGND with a short trace.
SW	6, 7	0	Switch node terminal. Connect the output inductor to this pin.
AGND	12	G	Ground of internal analog circuitry. Connect AGND to PGND plane with a short trace.
FB	13	I	Converter feedback input. Connect to the center tap of the resistor divider between output voltage and AGND.
ss	14	0	Soft-Start time selection pin. Connecting an external capacitor sets the soft-start time and if no external capacitor is connected, the converter starts up in 1 ms.
EN	15	I	Enable input control, leaving this pin floating enables the converter. It can also be used to adjust the input UVLO by connecting to the center tap of the resistor divider between VIN and EN.
PGOOD	16	0	Open-drain power good indicator, it is asserted low if output voltage is out of PGOOD threshold, overvoltage, or if the device is under thermal shutdown, EN shutdown or during soft start.
VREG5	17	I/O	4.7-V internal LDO output which can also be driven externally with a 5-V input. This pin supplies voltage to the internal circuitry and gate driver. Bypass this pin with a 4.7-μF capacitor.
MODE	18	I	Switching frequency, current limit selection and light load operation mode selection pin. Connect this pin to a resistor divider from VREG5 and AGND for different MODE options shown in 表 6-3.

Product Folder Links: TPS56C215

⁽¹⁾ I = input, P = power, G = ground, O = output



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	V _{IN}	- 0.3	20	
	SW	- 2	19	
	SW (10-ns transient)	- 5	25	
	V _{IN} -SW		22	
	V _{IN} -SW (10-ns transient)		25	
Input Voltage	EN	- 0.3	6.5	V
	BOOT - SW	- 0.3	6.5	
	BOOT - SW (10 ns transient)	- 0.3	7.5	
	BOOT	- 0.3	25.5	
	SS, MODE, FB	- 0.3	6.5	
	VREG5	- 0.3	6	
Output Voltage	PGOOD	- 0.3	6.5	V
Output Current ⁽²⁾	Гоит		14	А
T _J	Operating junction temperature	- 40	150	°C
T _{stg}	Storage temperature	- 55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Input Voltage	V _{IN}	3.8	17	V
	SW	- 1.8	17	V
	BOOT	- 0.1	23.5	V
	VREG5	- 0.1	5.2	V
Output Current	I _{LOAD}	0	12	Α
Operating junction temperature	TJ	-40	150	°C

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: TPS56C215

English Data Sheet: SLVSD05

⁽²⁾ to be consistent with the TI reliability requirement of 100k Power-On-Hours at 105°C junction temperature, the output current must not exceed 14A continuously under 100% duty operation as to prevent electromigration failure in the solder. Higher junction temperature or longer power-on hours are achievable at lower than 14A continuous output current.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



5.4 Thermal Information

	THERMAL METRIC ⁽¹⁾		UNIT
	I DERIMAL WEIRIC	18 PINS	UNII
R ₀ JA	Junction-to-ambient thermal resistance	29.5	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	17.0	°C/W
R ₀ JB	Junction-to-board thermal resistance	8.6	°C/W
ψJT	Junction-to-top characterization parameter	0.4	°C/W
ψ ЈВ	Junction-to-board characterization parameter	8.6	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	0.5	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

5.5 Electrical Characteristics

 T_J = -40°C to 150°C, V_{IN} = 12V (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CL	IRRENT					
I _{IN}	VIN supply current	T _J = 25°C, V _{EN} = 5 V, non switching		600	700	μΑ
I _{VINSDN}	VIN shutdown current	T _J = 25°C, V _{EN} = 0 V		7		μΑ
LOGIC THR	ESHOLD					
V _{ENH}	EN H-level threshold voltage		1.175	1.225	1.3	V
V _{ENL}	EN L-level threshold voltage		1.025	1.104	1.15	V
V _{ENHYS}				0.121		V
I _{ENp1}	EN pullup current	V _{EN} = 1.0 V	0.35	1.91	2.95	μΑ
I _{ENp2}	EN pullup current	V _{EN} = 1.3 V	3	4.197	5.5	μΑ
FEEDBACK	VOLTAGE					
		T _J = 25°C	598	600	602	mV
V_{FB}	FB voltage	T _J = 0°C to 85°C	597.5	600	602.5	mV
		$T_{J} = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	594	600	602.5	mV
		$T_{J} = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	594	600	606	mV
LDO VOLTA	\GE					
VREG5	LDO output voltage	$T_{J} = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	4.58	4.7	4.83	V
ILIM5	LDO output current limit	$T_{J} = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	100	150	200	mA
MOSFET						
R _{DS(on)H}	High side switch resistance	T _J = 25°C, V _{VREG5} = 4.7 V		13.5		mΩ
R _{DS(on)L}	Low side switch resistance	T _J = 25°C, V _{VREG5} = 4.7 V		4.5		mΩ
SOFT STAF	RT C					
I _{ss}	Soft start charge current	T _J = -40°C to 150°C	4.9	6	7.1	μΑ
CURRENT	IMIT					
	0 11: " (1 : 1 : 1 : 1	ILIM-1 option, Valley Current	9.775	11.5	13.225	Α
I _{OCL}	Current Limit (Low side sourcing)	ILIM option, Valley Current	11.73	13.8	15.87	Α
	Current limit (low side negative)	Valley Current		4		Α
POWER GO	OOD					
		V _{FB} falling (fault)		84%		
\	DCCOD three should	V _{FB} rising (good)		93%		
$V_{PGOODTH}$	PGOOD threshold	V _{FB} rising (fault)		116%		
		V _{FB} falling (good)		107%		

提交文档反馈

5

English Data Sheet: SLVSD05



5.5 Electrical Characteristics (续)

 T_J = -40°C to 150°C, V_{IN} = 12V (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN TYP	MAX	UNIT	
OUTPUT U	UTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION					
V _{OVP}	Output OVP threshold	OVP detect	121% x V _{FB}			
V _{UVP}	Output UVP threshold	Hiccup detect	68% x V _{FB}			
THERMAL	SHUTDOWN					
_	Thermal shutdown threshold	Shutdown temperature	160		°C	
T _{SDN}	mermai shuldown threshold	Hysteresis	15		°C	
UVLO	·					
		VREG5 rising voltage	4.3		V	
UVLO	UVLO threshold	VREG5 falling voltage	3.57		V	
		VREG5 hysteresis	730		mV	
UVLO.		VIN rising voltage, VREG5 = 4.7V	3.32		V	
VREG5 =	UVLO threshold, VREG5 = 4.7V	VIN falling voltage, VREG5 = 4.7V	3.26		V	
4.7V		VIN hysteresis, VREG5 = 4.7V	60		mV	

5.6 Timing Requirements

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
ON-TIME	TIMER CONTROL					
t _{ON}	SW On Time ⁽¹⁾	V _{IN} = 12 V, V _{OUT} =3.3 V, F _{SW} = 800 kHz	310	340	380	ns
t _{ON min}	SW Minimum on time	V _{IN} = 17 V, V _{OUT} =0.6 V, F _{SW} = 1200 kHz		54		ns
t _{OFF}	SW Minimum off time	25°C, V _{FB} =0.5 V		-	310	ns
SOFT ST	ART					
t _{SS}	Soft-start time	Internal soft-start time		1.045		ms
OUTPUT	UNDERVOLTAGE AND OVERVOLTAGE P	ROTECTION		,	'	
t _{UVPDEL}	Output hiccup delay relative to SS time	UVP detect		1		cycle
t _{UVPEN}	Output hiccup enable delay relative to SS time	UVP detect		7		cycle

(1) Specified by design

提交文档反馈


Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SLVSD05


6




5.7 Typical Characteristics











English Data Sheet: SLVSD05











Product Folder Links: TPS56C215

11

English Data Sheet: SLVSD05



6 Detailed Description

6.1 Overview

The TPS56C215 is a high-density, synchronous, step-down buck converter which can operate from 3.8-V to 17-V input voltage (V_{IN}). The device has 13.5-m Ω and 4.5-m Ω integrated MOSFETs that enable high efficiency up to 12 A. The device employs D-CAP3 control mode that provides fast transient response with no external compensation components and an accurate feedback voltage. The control topology provides seamless transition between FCCM operating mode at higher load condition and DCM/Eco-mode operation at lighter load condition. DCM/Eco-mode allows the TPS56C215 to maintain high efficiency at light load. The TPS56C215 is able to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors.

The TPS56C215 has three selectable switching frequencies (F_{SW}) (400 kHz, 800 kHz, and 1200 kHz), which gives the flexibility to optimize the design for higher efficiency or smaller size. There are two selectable current limits. All these options are configured by choosing the right voltage on the MODE pin.

The TPS56C215 has a 4.7-V internal LDO that creates bias for all internal circuitry. There is a feature to overdrive this internal LDO with an external voltage on the VREG5 pin which improves the efficiency of the converter. The undervoltage lockout (UVLO) circuit monitors the VREG5 pin voltage to protect the internal circuitry from low input voltages. The device has an internal pullup current source on the EN pin which can enable the device even with the pin floating.


Soft-start time can be selected by connecting a capacitor to the SS pin. The device is protected from output short, undervoltage, and overtemperature conditions.

Product Folder Links: TPS56C215

Copyright © 2024 Texas Instruments Incorporated



6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 PWM Operation and D-CAP3™ Control Mode

The TPS56C215 operates using the adaptive on-time PWM control with a proprietary D-CAP3 control mode which enables low external component count with a fast load transient response while maintaining a good output voltage accuracy. At the beginning of each switching cycle, the high-side MOSFET is turned on for an on-time set by an internal one shot timer. This on-time is set based on the input voltage of the converter, output voltage of the converter, and the pseudo-fixed frequency, hence this type of control topology is called an adaptive on-time control. The one-shot timer resets and turns on again after the feedback voltage (V_{FB}) falls below the internal reference voltage (V_{REF}). An internal ramp is generated which is fed to the FB pin to simulate the output voltage ripple. This enables the use of very low-ESR output capacitors such as multi-layered ceramic caps (MLCC). No external current sense network or loop compensation is required for DCAP3 control topology.



The TPS56C215 includes an error amplifier that makes the output voltage very accurate. This error amplifier is absent in other flavors of DCAP3. For any control topology that is compensated internally, there is a range of the output filter it can support. The output filter used with the TPS56C215 is a low-pass L-C circuit. This L-C filter has double pole that is described in 方程式 1.

$$f_{P} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$
 (1)

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS56C215. The low frequency L-C double pole has a 180 degree in-phase. At the output filter frequency, the gain rolls off at a -40-dB per decade rate and the phase drops rapidly. The internal ripple generation network introduces a high-frequency zero that reduces the gain roll off from -40-dB to -20-dB per decade and increases the phase to 90 degree one decade above the zero frequency. The internal ripple injection high frequency zero is changed according to the switching frequency selected as shown in $\frac{1}{8}$ 6-1. The inductor and capacitor selected for the output filter must be such that the double pole is located close enough to the high-frequency zero so that the phase boost provided by this high-frequency zero provides adequate phase margin for the stability requirement. The crossover frequency of the overall system must usually be targeted to be less than one-fifth of the switching frequency (F_{SW}).

表 6-1. Ripple Injection Zero

SWITCHING FREQUENCY (kHz)	ZERO LOCATION (kHz)
400	7.1
800	14.3
1200	21.4

表 6-2. Inductor Values

V _{OUT} (V)	F _{SW} (kHz)	L _{OUT} (μ H)	WÜRTH PART NUMBER ⁽¹⁾
	400	1.2	744325120
1.2	800	0.68	744311068
	1200	0.47	744314047
	400	2.4	744325240
3.3	800	1.5	7443552150
	1200	1.2	744325120
	400	3.3	744325330
5.5	800	2.4	744325240
	1200	1.5	7443552150

(1) See Third-Party Products disclaimer.

6.3.2 Eco-mode Control

The TPS56C215 is designed with Eco-mode control to increase efficiency at light loads. This option can be chosen using the MODE pin as shown in \gtrsim 6-3. As the output current decreases from heavy load condition, the inductor current is also reduced. If the output current is reduced enough, the valley of the inductor current reaches the zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The low-side MOSFET is turned off when a zero inductor current is detected. As the load current further decreases the converter runs into discontinuous conduction mode. The on-time is kept approximately the same as it is in continuous conduction mode. The off-time increases as it takes more time to discharge the output with

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SLVSD05

a smaller load current. The light load current where the transition to Eco-mode operation happens (I_{OUT(LL)}) can be calculated from 方程式 2.

$$I_{OUT(LL)} = \frac{1}{2 \times L_{OUT} \times F_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(2)

After identifying the application requirements, design the output inductance (L_{OUT}) so that the inductor peak-to-peak ripple current is approximately between 20% and 30% of the $I_{OUT(ma\times)}$ (peak current in the application). It is also important to size the inductor properly so that the valley current does not hit the negative low-side current limit.

6.3.3 4.7-V LDO

The VREG5 pin is the output of the internal 4.7-V linear regulator that creates the bias for all the internal circuitry and MOSFET gate drivers. The VREG5 pin needs to be bypassed with a 4.7-μF capacitor. An external voltage that is above the internal output voltage of the LDO can override the internal LDO, switching it to the external rail after a higher voltage is detected. This enhances the efficiency of the converter because the quiescent current now runs off this external rail instead of the input power supply. The UVLO circuit monitors the VREG5 pin voltage and disables the output when VREG5 falls below the UVLO threshold. When using an external bias on the VREG5 rail, any power-up and power-down sequencing can be applied but it is important to understand that if there is a discharge path on the VREG5 rail that can pull a current higher than the internal current limit of the LDO (ILIM5) from the VREG5, then the VREG5 LDO turns off thereby shutting down the output of TPS56C215. If such condition does not exist and if the external VREG5 rail is turned off, the VREG5 voltage switches over to the internal LDO voltage which is 4.7 V typically in a few nanoseconds.

8 6-1 shows this transition of the VREG5 voltage from an external bias of 5.5 V to the internal LDO output of 4.7 V when the external bias to VREG5 is disabled while the output of TPS56C215 remains unchanged.




图 6-1. VREG5 Transition

Product Folder Links: TPS56C215



6.3.4 MODE Selection

The TPS56C215 has a MODE pin that can offer 12 different states of operation as a combination of current limit, switching frequency, and light load operation. The device can operate at two different current limits ILIM-1 and ILIM to support an output continuous current of 10 A and 12 A, respectively. The TPS56C215 is designed to compare the valley current of the inductor against the current limit thresholds so understand that the output current is half the ripple current higher than the valley current. For example, with the ILIM current limit selection, the OCL threshold is 11.73-A minimum, which means that a pk-pk inductor ripple current of 0.54-A minimum is needed to be able to draw 12 A out of the converter without entering an overcurrent condition. The TPS56C215 can operate at three different frequencies of 400 kHz, 800 kHz, and 1200 kHz and also can choose between Eco-mode and FCCM mode. The device reads the voltage on the MODE pin during start-up and latches onto one of the MODE options listed in $\frac{1}{8}$ 6-3. The voltage on the MODE pin can be set by connecting this pin to the center tap of a resistor divider connected between VREG5 and AGND. A guideline for the top resistor (R_{M_H}) and the bottom resistor (R_{M_L}) in 1% resistors is shown in $\frac{1}{8}$ 6-3. It is important that the voltage for the MODE pin is derived from the VREG5 rail only because internally this voltage is referenced to detect the MODE option. The MODE pin setting can be reset only by a VIN power cycling.

LIGHT LOAD **CURRENT LIMIT FREQUENCY** $R_{M_H}(k\Omega)$ $R_{ML}(k\Omega)$ **OPERATION** (kHz) 5.1 300 **FCCM** ILIM-1 400 10 200 **FCCM** ILIM 400 20 **FCCM** ILIM-1 800 160 20 120 **FCCM** ILIM 800 51 200 **FCCM** ILIM-1 1200 **FCCM** 51 180 ILIM 1200 51 150 DCM ILIM-1 400 DCM 51 120 ILIM 400 51 91 DCM ILIM-1 800 51 82 DCM ILIM 800 51 62 **DCM** ILIM-1 1200 DCM 51 51 ILIM 1200

表 6-3. MODE Pin Resistor Settings

 \boxtimes 6-2 shows the typical start-up sequence of the device after the EN pin voltage crosses the EN turn-on threshold. After the voltage on VREG5 pin crosses the rising UVLO threshold, it takes 100 μ s to read the first MODE setting and approximately 100 μ s from there to finish the last MODE setting. The output voltage starts ramping after the MODE setting reading is completed.

Product Folder Links: TPS56C215

Copyright © 2024 Texas Instruments Incorporated




图 6-2. Power-Up Sequence

6.3.5 Soft Start and Prebiased Soft Start

The TPS56C215 has an adjustable soft start time that can be set by connecting a capacitor on SS pin. When the EN pin becomes high, the soft-start charge current (I_{SS}) begins charging the external capacitor (C_{SS}) connected between SS and AGND. The devices tracks the lower of the internal soft-start voltage or the external soft-start voltage as the reference. The equation for the soft-start time (T_{SS}) is shown in 方程式 3:

$$T_{SS(S)} = \frac{C_{SS} \times V_{REF}}{I_{SS}}$$
(3)

where

• V_{REF} is 0.6 V and I_{SS} is 6 μA

If the output capacitor is prebiased at start-up, the device initiates switching and starts ramping up only after the internal reference voltage becomes greater than the feedback voltage V_{FB}. This scheme makes sure that the converters ramp up smoothly into regulation point.

6.3.6 Enable and Adjustable UVLO

The EN pin controls the turn-on and turnoff of the device. When EN pin voltage is above the turn-on threshold which is around 1.2 V, the device starts switching and when the EN pin voltage falls below the turnoff threshold, which is around 1.1 V, it stops switching. If the user application requires a different turn-on (V_{START}) and turnoff thresholds (V_{STOP}) respectively, the EN pin can be configured as shown in 图 6-3 by connecting a resistor divider between VIN and EN. The EN pin has a pullup current Ip1 that sets the default state of the pin when it is floating. This current increases to I_{p2} when the EN pin voltage crosses the turn-on threshold. The UVLO thresholds can be set by using 方程式 4 and 方程式 5.

Product Folder Links: TPS56C215

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

17






图 6-3. Adjustable VIN Undervoltage Lockout

R1 =
$$\frac{V_{START} \left(\frac{V_{ENFALLING}}{V_{ENRISING}} \right) - V_{STOP}}{I_{p1} \left(1 - \frac{V_{ENFALLING}}{V_{ENRISING}} \right) + I_{h}}$$
 (4)

$$R2 = \frac{R1 \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R1 I_{p2}}$$
(5)

where

- $I_{p2} = 4.197 \mu A$
- I_{p1} = 1.91 μ A
 I_h = 2.287 μ A
- V_{ENRISING} = 1.225 V
- V_{ENFALLING} = 1.104 V

6.3.7 Power Good

The Power Good (PGOOD) pin is an open-drain output. After the FB pin voltage is between 93% and 107% of the internal reference voltage (V_{REF}), the PGOOD is de-asserted and floats after a 200-µs de-glitch time. A pullup resistor of 10 k Ω is recommended to pull it up to VREG5. The PGOOD pin is pulled low when the FB pin voltage is lower than V_{UVP} or greater than V_{OVP} threshold, in an event of thermal shutdown, or during the softstart period.

6.3.8 Overcurrent Protection and Undervoltage Protection

The output overcurrent limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain to source voltage. This voltage is proportional to the switch current. During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by input voltage, output voltage, the on-time, and the output inductor value. During the on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I_{OUT}. If the measured drain-to-source voltage of the low-side FET is above the voltage proportional to current limit, the low-side FET stays on until the current level becomes lower than the OCL level which reduces the output current available. When the current is limited the output voltage tends to drop because the load demand is higher than what the converter can support. When the output voltage falls below 68% of the target voltage, the UVP comparator detects it and shuts down the device after a wait time of 1 ms, the device restarts after a hiccup time of 7 ms. In this type of valley detect control, the load current is higher than the OCL threshold by one half of the peak-to-peak inductor ripple current. When the overcurrent condition is removed, the output voltage returns to the regulated value. If an OCL condition happens during start-up, then the device enters hiccup-mode immediately without a wait time of 1 ms.

Copyright © 2024 Texas Instruments Incorporated

6.3.9 UVLO Protection

Undervoltage lockout protection (UVLO) monitors the internal VREG5 regulator voltage. When the VREG5 voltage is lower than UVLO threshold voltage, the device is shut off. This protection is non-latching.

6.3.10 Thermal Shutdown

The device monitors the internal die temperature. If this temperature exceeds the thermal shutdown threshold value (T_{SDN} typically 160°C), the device shuts off. This protection is a non-latch protection. During start-up, if the device temperature is higher than 160°C, the device does not start switching and does not load the MODE settings. If the device temp goes higher than T_{SDN} threshold after start-up, the device stops switching with SS reset to ground and an internal discharge switch turns on to quickly discharge the output voltage. The device restarts switching when the temperature goes below the thermal shutdown threshold but the MODE settings are not re-loaded again.

6.3.11 Output Voltage Discharge

The device has a 500- Ω discharge switch that discharges the output $V_{\Omega \cup T}$ through SW node during any event of fault like output overvoltage, output undervoltage, TSD, if VREG5 voltage below the UVLO and when the EN pin voltage (V_{EN}) is below the turn-on threshold.

6.4 Device Functional Modes

6.4.1 Light Load Operation

When the MODE pin is selected to operate in FCCM mode, the converter operates in continuous conduction mode (FCCM) during light-load conditions. During FCCM, the switching frequency (F_{SW}) is maintained at an almost constant level over the entire load range which is suitable for applications requiring tight control of the switching frequency and output voltage ripple at the cost of lower efficiency under light load. If the MODE pin is selected to operate in DCM/Eco-mode, the device enters pulse skip mode after the valley of the inductor ripple current crosses zero. The Eco-mode maintains higher efficiency at light load with a lower switching frequency.

6.4.2 Standby Operation

The TPS56C215 can be placed in standby mode by pulling the EN pin low. The device operates with a shutdown current of 7 μ A when in standby condition.

Product Folder Links: TPS56C215

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

19



7 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定 器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

7.1 Application Information

The schematic of <a>8 7-1 shows a typical application for TPS56C215. This design converts an input voltage range of 4.5 V to 17 V down to 1.2 V with a maximum output current of 12 A.

7.2 Typical Application




图 7-1. Application Schematic

7.2.1 Design Requirements

表 7-1. Design Parameters

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{OUT}	Output voltage			1.2		V
I _{OUT}	Output current			12		Α
∆ V _{OUT}	Transient response	9-A load step		40		mV
V _{IN}	Input voltage		4.5	12	17	V
V _{OUT(ripple)}	Output voltage ripple			20		mV _(P-P)
	Start input voltage	Input voltage rising		Internal UVLO		V
	Stop input voltage	Input voltage falling		Internal UVLO		V
F _{SW}	Switching frequency			1.2		MHz
Operating Mode				DCM		
T _A	Ambient temperature			25		°C

7.2.2 Detailed Design Procedure

7.2.2.1 External Component Selection

7.2.2.1.1 Output Voltage Set Point

To change the output voltage of the application, it is necessary to change the value of the upper feedback resistor. By changing this resistor the user can change the output voltage above 0.6 V. See 方程式 6.

> Copyright © 2024 Texas Instruments Incorporated Product Folder Links: TPS56C215

$$V_{OUT} = 0.6 \times \left(1 + \frac{R_{UPPER}}{R_{LOWER}}\right)$$
 (6)

7.2.2.1.2 Switching Frequency and MODE Selection

Switching Frequency, current limit, and switching mode (DCM or FCCM) are set by a voltage divider from VREG5 to GND connected to the MODE pin. See $\stackrel{*}{\gtrsim}$ 6-3 for possible MODE pin configurations. Switching frequency selection is a tradeoff between higher efficiency and smaller system solution size. Lower switching frequency yields higher overall efficiency but relatively bigger external components. Higher switching frequencies cause additional switching losses which impact efficiency and thermal performance. For this design, 1.2 MHz is chosen as the switching frequency, the switching mode is DCM and the output current is 12 A.

7.2.2.1.3 Inductor Selection

The inductor ripple current is filtered by the output capacitor. A higher inductor ripple current means the output capacitor must have a ripple current rating higher than the inductor ripple current. See 表 7-2 for recommended inductor values.

The RMS and peak currents through the inductor can be calculated using 方程式 7 and 方程式 8. It is important that the inductor is rated to handle these currents.

$$I_{L(rms)} = \sqrt{\left(I_{OUT}^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times \left(V_{IN(max)} - V_{OUT}\right)}{V_{IN(max)} \times L_{OUT} \times F_{SW}}\right)^2\right)}$$
(7)

$$I_{L(peak)} = I_{OUT} + \frac{I_{OUT(ripple)}}{2}$$
(8)

During transient/short circuit conditions the inductor current can increase up to the current limit of the device so it is safe to choose an inductor with a saturation current higher than the peak current under current limit condition.

7.2.2.1.4 Output Capacitor Selection

After selecting the inductor, the output capacitor needs to be optimized. In DCAP3, the regulator reacts within one cycle to the change in the duty cycle so the good transient performance can be achieved without needing large amounts of output capacitance. The recommended output capacitance range is given in 表 7-2

Ceramic capacitors have very low ESR, otherwise the maximum ESR of the capacitor must be less than $V_{OUT(ripple)}/I_{OUT(ripple)}$.

表 7-2. Recommended Component Values

V _{OUT} (V)	R _{LOWER} (kΩ)	R _{UPPER} (kΩ)	F _{SW} (kHz)	L _{OUT} (µH)	C _{OUT(min)} (μF)	C _{OUT(max)} (μF)	C _{FF} (pF)
			400	0.68	300	500	-
0.6	10	0	800	0.47	100	500	-
			1200	0.33	88	500	-
			400	1.2	100	500	-
1.2		10	800	0.68	88	500	-
			1200	0.47	88	500	-
			400	2.4	88	500	100 - 220
3.3		45.3	800	1.5	88	500	100 - 220
			1200	1.2	88	500	100 - 220

Product Folder Links: TPS56C215

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

21



表 7-2. Recommended Component Values (续)

V _{OUT} (V)	R _{LOWER} (kΩ)	R _{UPPER} (kΩ)	F _{SW} (kHz)	L _{OUT} (µH)	C _{OUT(min)} (μF)	C _{OUT(max)} (μF)	C _{FF} (pF)
			400	3.3	88	500	100 - 220
5.5		82.5	800	2.4	88	500	100 - 220
			1200	1.5	88	700	100 - 220

7.2.2.1.5 Input Capacitor Selection

The minimum input capacitance required is given in 方程式 9.


$$C_{IN(min)} = \frac{I_{OUT} \times V_{OUT}}{V_{INripple} \times V_{IN} \times F_{SW}}$$
(9)


TI recommends using a high quality X5R or X7R input decoupling capacitors of 40 μ F on the input voltage pin. The voltage rating on the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the application. The input ripple current is calculated by 10:

$$I_{CIN(rms)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}}} \times \frac{(V_{IN(min)} - V_{OUT})}{V_{IN(min)}}$$
(10)

7.2.3 Application Curves

图 7-2 through 图 7-18 apply to the circuit of 图 7-1. V_{IN} = 12 V. T_a = 25°C unless otherwise specified.







提交文档反馈

23







7.3 Power Supply Recommendations

The TPS56C215 is intended to be powered by a well regulated dc voltage. The input voltage range is 3.8 to 17 V. TPS56C215 is a buck converter. The input supply voltage must be greater than the desired output voltage for proper operation. Input supply current must be appropriate for the desired output current. If the input voltage supply is located far from the TPS56215 circuit, some additional input bulk capacitance is recommended. Typical values are $100~\mu\text{F}$ to $470~\mu\text{F}$.

25



7.4 Layout

7.4.1 Layout Guidelines

- Recommend a four-layer or six-layer PCB for good thermal performance and with maximum ground plane. 3" × 3", four-layer PCB with 2-oz. copper used as example.
- Recommend having equal caps on each side of the IC. Place them right across VIN as close as possible.
- Inner layer 1 is ground with the PGND to AGND net tie
- Inner layer2 has VIN copper pour that has vias to the top layer VIN. *Place multiple vias under the device near VIN and PGND and near input capacitors* to reduce parasitic inductance and improve thermal performance
- Bottom later is GND with the BOOT trace routing.
- Reference feedback to the quite AGND and routed away from the switch node.
- · Make VIN trace wide to reduce the trace impedance.

7.4.2 Layout Example

§ 7-19 shows the recommended top side layout. Component reference designators are the same as the circuit shown in
§ 7-1. Resistor divider for EN is not used in the circuit of
§ 7-1, but are shown in the layout for reference.




图 7-19. Top Side Layout

Copyright © 2024 Texas Instruments Incorporated

🛮 7-20 shows the recommended layout for the first internal layer. It is comprised of a large PGND plane and a smaller ANGD island. AGND and PGND are connected at a single point to reduce circulating currents.




图 7-20. Mid Layer 1 Layout

🛚 7-21 shows the recommended layout for the second internal layer. It is comprised of a large PGND plane, a smaller copper fill area to connect the two top side V_{IN} copper areas and a second V_{OUT} copper fill area.




图 7-21. Mid Layer 2 Layout

Product Folder Links: TPS56C215

27



⊠ 7-22 shows the recommended layout for the bottom layer. It is comprised of a large PGND plane and a trace to connect the BOOT capacitor to the SW node.




图 7-22. Bottom Layer Layout

8 Device and Documentation Support

8.1 Device Support

8.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

8.1.2 Development Support

The evaluation module for system validation in shown in 88-1.




图 8-1. System Validation EVM Board



8.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

8.3 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

8.4 Trademarks

SWIFT[™], D-CAP3[™], HotRod[™], and TI E2E[™] are trademarks of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.5 静申放申警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.6 术语表

TI术语表本术语表列出

本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision F (August 2023) to Revision G (August 2024)	Page
• 将更新后的产品系列的说明从"TI超小型"更改为"小尺寸"	1
Deleted T _{SDN VREG5} spec	5
Added note "Specified by design" for the SW On Time parameter	
Deleted the Out-of-Bounds Operation section	13
Updated the <i>Thermal Shutdown</i> section	19
	_
	Page
Changes from Revision E (August 2023) to Revision F (August 2023) • 向特性列表中添加了引脚兼容数据表链接	
• 向特性列表中添加了引脚兼容数据表链接	
• 向特性列表中添加了引脚兼容数据表链接	1

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS56C215*

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

10.1 Package Marking




图 10-1. Symbolization

www.ti.com 11-Sep-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS56C215RNNR	ACTIVE	VQFN-HR	RNN	18	3000	RoHS & Green	Call TI SN	Level-2-260C-1 YEAR	-40 to 125	56C215	Samples
TPS56C215RNNT	ACTIVE	VQFN-HR	RNN	18	250	RoHS & Green	Call TI SN	Level-2-260C-1 YEAR	-40 to 125	56C215	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




PACKAGE OPTION ADDENDUM

www.ti.com 11-Sep-2024

www.ti.com 21-Dec-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS56C215RNNT	VQFN- HR	RNN	18	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS56C215RNNT	VQFN- HR	RNN	18	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

www.ti.com 21-Dec-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS56C215RNNT	VQFN-HR	RNN	18	250	213.0	191.0	35.0
TPS56C215RNNT	VQFN-HR	RNN	18	250	210.0	185.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. For alternate stencil design recommendations, see IPC-7525 or board assembly site preference.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司