

TPS80032 Schematic Checklist

Application Report



Literature Number: SWCA291
November 2014

1	TPS80032 Schematic Checklist	5
---	------------------------------------	---

List of Figures**List of Tables**

1	Charger.....	5
2	A+B223 Analog Sub Group	6
3	Backup	7
4	Clock.....	7
5	Reference.....	7
6	Test	7
7	I2C (CTRL)	8
8	Interrupt	8
9	Power Management	8
10	MSECURE	9
11	Smart Reflex.....	9
12	Detection	9
13	LDO.....	9
14	Gas Gauge	10
15	GPADC	10
16	Non Smart Reflex	10
17	Smart Reflex	11

TPS80032 Schematic Checklist

ABSTRACT

This application note for TPS80032, a power companion device for application processors (see the device data sheet) lists the connection details for each pin. The ball details include a brief explanation of the function of each pin or signal and whether the signal is analog or digital. Use this information to check the connectivity for each ball on a system schematic.

In addition to this list, customers are advised to use the information in the data sheet, (TI literature number [SWCS059](#)).

NOTE: Customer must ensure that the power-up sequence for the application processor is met. This document does not cover the details of the power-up sequence for TPS80032 or the application processor. Refer to the device data sheet and the reference designs for the application processors for the correct power-up sequence requirements.

1 TPS80032 Schematic Checklist

Table 1. Charger

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type BLUE: power path used RED: power path not used	Expected Components BLUE: power path used RED: power path not used
CHRG_BOOT	Analog	Output	No	Floating	Capacitor to CHRG_SW	100nF
CHRG_CSIN	Analog	Input	No	Tied to common ground	Capacitor to CHRG_PGND	
CHRG_CSOUT	Analog	Input	No	Tied to VSYS	"Resistor to CHRG_CSIN, Shorted to CSIN	68 mΩ
					Capacitor to CHRG_PGND	1 μF
CHRG_DET_N	Analog	Input	No	Tied to common ground	N/A	
CHRG_EXTCHRG_ENZ	Digital	Output	No	Floating	N/A	
CHRG_EXTCHRG_STA TZ	Digital	Input	PU	Floating or Tied to VRTC, (fixed internal pullup to VRTC)	N/A	
CHRG_LED_IN	Power	Input	No	Tied to common ground	N/A	
CHRG_LED_TEST	Analog	In / Out	No	Tied to common ground or floating	LED to CHRG_PGND	
CHRG_PGND_B1	Ground	Input	No	Tied to common ground	N/A	
CHRG_PGND_B2	Ground	Input	No	Tied to common ground	N/A	
CHRG_PGND_B3	Ground	Input	No	Tied to common ground	N/A	
CHRG_P MID_B1	Analog	Output	No	Floating	Capacitor to CHRG_PGND	4.7 μF
CHRG_P MID_B2	Analog	Output	No	Floating		
CHRG_P MID_B3	Analog	Output	No	Floating		
CHRG_SW_B1	Power	Output	No	Floating	Inductor to CSIN	1 μH
CHRG_SW_B2	Power	Output	No	Floating		
CHRG_SW_B3	Power	Output	No	Floating		
CHRG_SW_B4	Power	Output	No	Floating		
CHRG_SW_B5	Power	Output	No	Floating		
CHRG_VREF	Analog	Output	No	Floating	Capacitor to CHRG_PGND	1 μF
VAC	Power	Input	No	Tied to common ground, if not used in BBS	Optional capacitor	100 nF
VBUS_B1	Power	In / Out	No	Tied to common ground (If also not used by BBS, OTG)	Capacitor to CHRG_PGND, USB connector / ESD Protection	4.7 μF
VBUS_B2	Power	In / Out	No			
VBUS_B3	Power	In / Out	No			
CHRG_VSYS	Power	Input	No	Tied to VSYS	Shorted to CHRG_CSOUT Capacitor to CHRG_PGND	10 μF

Table 1. Charger (continued)

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type BLUE: power path used RED: power path not used	Expected Components BLUE: power path used RED: power path not used
CHRG_VBAT	Power	In / Out	No	Tied to VSYS or VBAT	Shorted to CHRG_VSYS PMOS FET drain(source is connected to CHRG_VSYS)	PMOS FET (see SWCS059 for references)
VBUS_DET	Digital	Output	No	Floating		
CHRG_GATE_CTRL	Analog	Output	No	Floating	PMOS FET gates capacitor to CHRG_VSYS	PMOS FET (see SWCS059 for references) 4.7 nF
CHRG_PROT_GATE	Analog	Output	No	Floating	Protection FET gate(OPTION)	See SWCS059

Table 2. A+B223 Analog Sub Group

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
GND_ANA_B1	Ground	Input	No	Tied to common ground	N/A	
GND_ANA_B2	Ground	Input	No	Tied to common ground	N/A	
GND_ANA_B3	Ground	Input	No	Tied to common ground	N/A	
GND_ANA_B4	Ground	Input	No	Tied to common ground	N/A	
GND_DIG_VIO	Ground	Input	No	Tied to common ground	N/A	
GND_DIG_VRTC	Ground	Input	No	Tied to common ground	N/A	
PBKG_B1	Substrate	Input	No	Tied to common ground	N/A	
PBKG_B2	Substrate	Input	No	Tied to common ground	N/A	
PBKG_B3	Substrate	Input	No	Tied to common ground	N/A	
PBKG_B4	Substrate	Input	No	Tied to common ground	N/A	
VDD_B1	Power	Input	No	N/A	Tank capacitor	
VDD_B2	Power	Input	No	N/A	Tank capacitor	
VDD_B3	Power	Input	No	N/A	Tank capacitor	
VDD_B4	Power	Input	No	N/A	Tank capacitor	
VIO	Power	Input	No	N/A	Optional capacitor to GND_DIG_VIO	
VPROG	Power	Input	No	Tied to common ground	N/A	

Table 3. Backup

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
VBACKUP	Analog	Input	No	Tied to common ground (Preferred), Or Floating	Coin cell or capacitor to ground	XH414H-IV01E or equivalent 2.2 μ F
VSYS_BB	Power	Input	No	N/A	Tank capacitor	

Table 4. Clock

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
CLK32KAO	Digital	Output	No	Floating	N/A	
CLK32KAUDIO	Digital	Output	No	Floating	N/A	
CLK32KG	Digital	Output	No	Floating	N/A	
OSC32KCAP	Analog	Output	No	Floating (degrading CLK32KAUDIO clock)	Capacitor to REFGND	2.2 μ F
OSC32KIN	Analog	Input	No	Digital clock input, Analog clock input	Crystal to OSC32KOUT, Capacitor to REFGND	12 pF
OSC32KOUT	Analog	Output	No	Floating when digital clock input, Capacitor when analog clock input	Capacitor to REFGND	12 pF

Table 5. Reference

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
IREF	Analog	In / Out	No	N/A	Resistor to REFGND	510 k Ω
REFGND_B1	Ground	Input	No	Tied to common ground	N/A	
REFGND_B2	Ground	Input	No			
VBG	Analog	Output	No	N/A	Capacitor to REFGND	100 nF

Table 6. Test

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
TESTEN	Digital	Input	PD	Tied to common ground, (fixed internal pulldown to ground)	N/A	
TESTV	Analog	Output	No	Floating	N/A	

Table 7. I2C (CTRL)

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
CTLI2C_SCL	Digital	In / Out	PU	N/A	Resistor to VIO	
CTLI2C_SDA	Digital	In / Out	PU	N/A	Resistor to VIO	

Table 8. Interrupt

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
INT	Digital	Output	No	Floating	N/A	

Table 9. Power Management

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
BATREMOVAL	Digital	Output	No	Floating	N/A	
BOOT0	Digital	Input	No	Tied to common ground or VRTC	N/A	
BOOT1	Digital	Input	No	Tied to common ground or VRTC	N/A	
BOOT2	Digital	Input	No	Tied to common ground or VRTC	N/A	
NRESPWRON	Digital	Output	No	Floating	N/A	
NRESWARM	Digital	Input	PU	Floating, (fixed internal pullup to VIO)	N/A	
PREQ1	Digital	Input	PU/PD (Default)	Floating (use of internal PU/PD) Or tied to common ground or VIO (depending on selected sensitivity)	N/A	
PREQ2	Digital	Input	PU/PD (Default)	Floating (use of internal PU/PD), Or tied to common ground or VIO (depending on selected sensitivity)	N/A	
PREQ3	Digital	Input	PU/PD (Default)	Floating (use of internal PU/PD), Or tied to common ground or VIO (depending on selected sensitivity)	N/A	
PWM1	Digital	Output	No	Floating	N/A	
PWM2	Digital	Output	No	Floating	N/A	
PWRON	Digital	Input	PU	N/A	N/A	
REGEN1	Digital	Output	No	Floating	N/A	
REGEN2	Digital	Output	No	Floating	N/A	
RPWRON	Digital	Input	PU	Internal pullup on VSYS	N/A	
SYSEN	Digital	Output	No	Floating	N/A	

Table 10. MSECURE

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
MSECURE	Digital	Input	PD	Tied to common ground or Floating (Internal pulldown)	N/A	

Table 11. Smart Reflex

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
DVSI2C_SCL	Digital	In / Out	PU	Internal pullup on VIO	Resistor to VIO	
DVSI2C_SDA	Digital	In / Out	PU	Internal pullup on VIO	Resistor to VIO	

Table 12. Detection

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
ID	Analog	In / Out	PU/PD	Floating (Internal pullup to VUSB)	USB connector / ESD Protection	
MMC	Digital	Input	PU, PD (Default)	Internal pullup to VIO or pulldown to ground	N/A	
SIM	Digital	Input	"PU, PD (Default)"	Internal pullup to VIO or pulldown to ground	N/A	

Table 13. LDO

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
VANA	Power	Output	No	N/A	Capacitor to GND_ANA_B5	2.2 μ F
VANA_IN	Power	Input	No	VSYS	Optional capacitor	
LDO2	Power	Output	No	Floating	Capacitor to GND_ANA_B1	2.2 μ F
LDO2_IN	Power	Input	No	VSYS	Optional capacitor	
LDO4	Power	Output	No	Floating	Capacitor to GND_ANA_B2	2.2 μ F
LDO4_IN	Power	Input	No	VSYS	Optional capacitor	
LDO3	Power	Output	No	Floating	Capacitor to GND_ANA_B1	2.2 μ F
LDO3_IN	Power	Input	No	VSYS	Optional capacitor	
LDO6	Power	Output	No	Floating	Capacitor to GND_ANA_B3	2.2 μ F
LDO6_IN	Power	Input	No	VSYS	Optional capacitor	
LDOLN	Power	Output	No	Floating	Capacitor to GND_ANA_B3	2.2 μ F
LDLN_IN	Power	Input	No	VSYS	Optional capacitor	
LDO5	Power	Output	No	Floating	Capacitor to GND_ANA_B4	2.2 μ F

Table 13. LDO (continued)

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
LDO5_IN	Power	Input	No	VSYS	Optional capacitor	
LDO1	Power	Output	No	Floating	Capacitor to GND_ANA_B6	2.2 μ F
LDO1_IN	Power	Input	No	VSYS	Optional capacitor	
VRTC	Power	Output	No	N/A	Capacitor to GND_ANA_B4	2.2 μ F
VRTC_IN	Power	Input	No	VSYS	Optional capacitor	
LDOUSB	Power	Output	No	Floating	Capacitor to GND_ANA_B5	2.2 μ F
LDO7	Power	Output	No	Floating	Capacitor to GND_ANA_B5	2.2 μ F
LDO7_IN	Power	Input	No	VSYS	Optional capacitor	

Table 14. Gas Gauge

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
GGAUGE_RESN	Analog	Input	No	Tied to common ground	N/A	20 m Ω
GGAUGE_RESP	Analog	Input	No	Tied to common ground	Resistor to GGAUGE_RESN	

Table 15. GPADC

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
GPADC_IN0	Analog	In / Out	No	Tied to ground / VRTC (No Chg)	N/A	
GPADC_IN1	Analog	In / Out	No	Tied to common ground	N/A	
GPADC_VREF1	Analog	Output	No	Floating	N/A	
GPADC_IN2	Analog	Input	No	Tied to common ground	N/A	
GPADC_IN3	Analog	Input	No	Tied to common ground	N/A	
GPADC_IN4	Analog	In / Out	No	Tied to common ground	N/A	
GPADC_IN5	Analog	Input	No	Tied to common ground	N/A	
GPADC_IN6	Analog	Input	No	Tied to common ground	N/A	
GPADC_START	Digital	Input	PD	Tied to common ground	N/A	

Table 16. Non Smart Reflex

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
SMPS4_FDBK	Analog	Input	No	Tied to common ground	Capacitor to SMPS4_GND	10 μ F / 1 μ H
SMPS4_GND_B1	Ground	Input	No	Tied to common ground	N/A	

Table 16. Non Smart Reflex (continued)

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
SMPS4_GND_B2	Ground	Input	No	Tied to common ground	N/A	
SMPS4_IN_B1	Power	Input	No	VSYS	Capacitor to SMPS4_GND	4.7 μ F
SMPS4_IN_B2	Power	Input	No	VSYS	Capacitor to SMPS4_GND	
SMPS4_SW_B1	Power	Output	No	Floating	Inductor to SMPS4_FDBK	
SMPS4_SW_B2	Power	Output	No	Floating	Inductor to SMPS4_FDBK	
SMPS3_FDBK	Analog	Input	No	Tied to common ground	Capacitor to SMPS3_GND	10 μ F/1 μ H
SMPS3_GND_B1	Ground	Input	No	Tied to common ground	N/A	
SMPS3_GND_B2	Ground	Input	No	Tied to common ground	N/A	
SMPS3_IN_B1	Power	Input	No	VSYS	Capacitor to SMPS3_GND	4.7 μ F
SMPS3_IN_B2	Power	Input	No	VSYS	Capacitor to SMPS3_GND	
SMPS3_SW	Power	Output	No	Floating	Inductor to SMPS3_FDBK	

Table 17. Smart Reflex

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
SMPS1_FDBK	Analog	Input	No	Tied to common ground	Capacitor to SMPS1_GND	22 μ F / 1 μ H (2*22 μ F in case of 5A version)
SMPS1_GND_B1	Ground	Input	No	Tied to common ground	N/A	
SMPS1_GND_B2	Ground	Input	No	Tied to common ground	N/A	
SMPS1_GND_B3	Ground	Input	No	Tied to common ground	N/A	
SMPS1_GND_B4	Ground	Input	No	Tied to common ground	N/A	
SMPS1_IN_B1	Power	Input	No	VSYS	Capacitor to SMPS1_GND	4.7 μ F
SMPS1_IN_B2	Power	Input	No	VSYS	Capacitor to SMPS1_GND	
SMPS1_IN_B3	Power	Input	No	VSYS	Capacitor to SMPS1_GND	
SMPS1_SW_B1	Power	Output	No	Floating	Inductor to SMPS1_FDBK	
SMPS1_SW_B2	Power	Output	No	Floating	Inductor to SMPS1_FDBK	
SMPS1_SW_B3	Power	Output	No	Floating	Inductor to SMPS1_FDBK	
SMPS1_SW_B4	Power	Output	No	Floating	Inductor to SMPS1_FDBK	
SMPS2_FDBK	Analog	Input	No	Tied to common ground	Capacitor to SMPS2_GND	10 μ F, 1 μ H
SMPS2_GND_B1	Ground	Input	No	Tied to common ground	N/A	
SMPS2_GND_B2	Ground	Input	No	Tied to common ground	N/A	
SMPS2_IN_B1	Power	Input	No	VSYS	Capacitor to SMPS2_GND	4.7 μ F
SMPS2_IN_B2	Power	Input	No	VSYS	Capacitor to SMPS2_GND	

Table 17. Smart Reflex (continued)

Ball / Pad Macrocell (BPM)	Type	I/O	PU/PD	Connection When Not Used	Component Type	Expected Components
SMPS2_SW_B1	Power	Output	No	Floating	Inductor to SMPS2_FDBK	
SMPS2_SW_B2	Power	Output	No	Floating	Inductor to SMPS2_FDBK	
SMPS2_SW_B3	Power	Output	No	Floating	Inductor to SMPS2_FDBK	
SMPS5_FDBK	Analog	Input	No	Tied to common ground	Capacitor to SMPS5_GND	10 μ F / 1 μ H
SMPS5_GND_B1	Ground	Input	No	Tied to common ground	N/A	
SMPS5_GND_B2	Ground	Input	No	Tied to common ground	N/A	
SMPS5_IN_B1	Power	Input	No	VSYS	Capacitor to SMPS5_GND	4.7 μ F
SMPS5_IN_B2	Power	Input	No	VSYS	Capacitor to SMPS5_GND	
SMPS5_SW	Power	Output	No	Floating	Inductor to SMPS5_FDBK	

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com