

TI Designs: TIDA-01323

具有四路 4Gbps FPD-Link III、双路 CSI-2 输出和 PoC 的 ADAS 多传感器集线器参考设计



说明

此摄像头集线器参考设计最多允许通过同轴电缆连接四个 200 万像素、60fps 摄像头。该设计利用这些同轴电缆为传感器供电、反向通道通信和时钟同步。4Gbps FPD-Link III 四路解串器支持通过 Samtec 连接器将双路输出移动行业处理器接口 (MIPI) 摄像头串行接口 2 (CSI-2) 连接到应用处理器。该设计还允许用户为传感器融合应用连接其他类型的传感器。

资源

TIDA-01323		设计文件夹
DS90UB960-Q1	LM74700-Q1	产品文件夹
TPS55340-Q1	TPS62162-Q1	产品文件夹
TPS62160-Q1	TPS4H160-Q1	产品文件夹
SN74LVC1G125-Q1	TS3USB221A-Q1	产品文件夹
MSP430F2272		产品文件夹

特性



- 支持四路摄像头输入，并具有通过 FPD-Link III 进行传感器同步的功能
- 为同轴电缆供电提供宽供电电压范围供电（4V 至 14V）
- 通过 CSI-2 接口直接连接到 TDA3 和 TDA2Plus EVM
- 汽车电池可以直接提供电路板电源，并具有反向电流保护功能
- 利用 MSP430™ 微控制器 (MCU) 初始化和配置视频管线
- 设计兼容板载 MCU 或外部 MCU，也可以不使用 MCU
- 可与任何使用兼容型 FPD-Link III DS90UB953 串行器的摄像头配合使用



咨询我们的 E2E 专家

应用

- ADAS 系统
- 环视
- CMS 和后视镜更换
- 后置摄像头



该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

1 System Overview

1.1 System Description

Many automotive advanced driver assistance systems (ADAS) require multiple cameras. This reference design addresses these requirements by combining the outputs from four 2-megapixel imagers into two MIPI CSI-2 video ports. These video ports are available on an external connector that can attach to a TDA3 or TDA2Plus EVM and other similar processors.


1.2 Key System Specifications

表 1. Key System Specifications

PARAMETER	SPECIFICATIONS	DETAILS
Supply voltage	4 V < 12 V (typ) > 17 V	From external supply
Total power consumption without cameras	1.7 W (typ), > 2 W	At 12 V
Total power consumption with four TIDA-01130 cameras	5.5 W (typ), > 6 W	At 12 V

1.3 Block Diagram

The block diagram in [图 1](#) highlights the parts of a surround view system in red that are included in the TIDA-01323 design. For the applications processor and output-to-video display, the design utilizes the Samtec connector to interface with the TDA processor EVMs to provide complete functionality of the ADAS surround-view system.



Copyright © 2017, Texas Instruments Incorporated

图 1. TIDA-01323 Block Diagram and System Partition

1.4 Highlighted Products

1.4.1 DS90UB960-Q1

The DS90UB960-Q1 is a quad-channel deserializer which offers an FPD-Link III interface with a high-speed forward channel and a bidirectional control channel for data transmission over a single coaxial cable or differential pair. This chipset incorporates differential signaling on both the high-speed forward channel and bidirectional control channel data paths. The serializer and deserializer pair is targeted for connections between imagers and video processors in an electronic control unit (ECU).

1.4.2 LM74700-Q1

The LM74700-Q1 is a smart diode controller which operates in conjunction with an external N-channel MOSFET as an ideal diode rectifier for low-loss reverse polarity protection. The wide-supply input range of 3 V to 65 V allows control of many popular DC bus voltages. The device can withstand and protect loads from negative supply voltages down to -65 V.

1.4.3 TPS55340-Q1

The TPS55340-Q1 is a monolithic non-synchronous switching converter with an integrated 5-A, 40-V power switch. The device can be configured in several standard switching-regulator topologies including boost, single-ended primary-inductor converter (SEPIC), and isolated flyback. The device has a wide input voltage range to support applications with input voltage from 2.9 V to 38 V.

1.4.4 TPS62162-Q1 and TPS62160-Q1

The TPS62162-Q1 is a fixed voltage and the TPS62160-Q1 is an adjustable-voltage, synchronous step-down DC-DC converter optimized for applications with high power density. A high switching frequency of typically 2.25 MHz allows the use of small inductors and provides fast transient response.

1.4.5 TPS4H160-Q1

The TPS4H160-Q1 device is a quad-channel, smart high-side switch with four integrated 160-mΩ NMOS power field-effect transistors (FETs). This device has full diagnostic and high-accuracy current sense capability. In addition with an external adjustable current limit, this switch improves the reliability of the entire system by protecting from inrush and overload current conditions.

1.4.6 SN74LVC1G125-Q1

The SN74LVC1G125-Q1 is an automotive-qualified version of a single-bus buffer gate with a three-state output.

1.4.7 TS3USB221A-Q1

The TS3USB221A-Q1 is a high-bandwidth switch which is specially designed for the switching of high-speed USB 2.0 signals in handset and consumer applications such as cell phones, digital cameras, and notebooks with hubs or controllers with limited USB input and output (I/O) connections.

1.4.8 MSP430F2272-Q1

The Texas Instruments MSP430™ family of ultra-low-power microcontrollers (MCUs) consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally-controlled oscillator (DCO) allows the device to wake up from low-power modes to active mode in less than 1 μ s.

1.4.9 TIDA-01130

This reference design frequently makes references to the TIDA-01130 TI Design, which is an automotive 2-megapixel camera module built around a DS90UB953 serializer and an OmniVision OV2775 imager. For more details, see [Automotive 2-MP Camera Module Design with MIPI CSI-2 Video Output Interface and Power Over Coax](#).

1.5 Design Considerations

1.5.1 DS90UB960-Q1

Using a serializer and deserializer to combine video with a bidirectional control signal onto one coax or twisted pair greatly simplifies system complexity, cost, and cabling requirements.

The DS90UB960-Q1 four-channel deserializer takes this simplification one step further. Each camera in the system is connected to the deserializer through a single coax cable. Using power-over-coax (PoC) filters, the power for each camera is also included on the single coax connection. By using these filters, the designer can transmit video, I²C control, diagnostics, and power up to 15 m on a single inexpensive coax cable. For more information on the cable itself, see [Cable Requirements for the DS90UB913 & DS90UB914A](#).

In this design, the DS90UB960-Q1 device pairs with a DS90UB953-Q1 device that is on a separate camera board (TIDA-01130). The DS90UB953-Q1 FPD-Link III 4.16-Gbit/s serializer is intended to link with megapixel image sensors. The serializer transforms CSI-2 MIPI data along with a bidirectional control bus (I²C port) into a single, high-speed differential pair. The DS90UB953-Q1 can accept up to four lanes of CSI-2 data at 832 Mbps/lane. The integrated, bidirectional control channel transfers data over the same differential pair; therefore, it eliminates the requirement for additional wires to program the registers of the image sensors. In addition, the serializer provides up to four general purpose input and output (GPIO) pins, which can act as outputs for the signals that are fed into the deserializer GPIO pins that are triggering the image sensors logic. For example, the designer can configure the deserializer and serializer in such a way so that one GPIO pin on the deserializer side causes one GPIO pin on the serializer side to toggle. In other words, the output pins of the serializer reflect the assigned input pins from the deserializer.

1.5.2 LM74700-Q1

For this design, the LM74700 device controls the N-Channel MOSFET to enable the 12-V bus voltage for the system input supply. The external MOSFET controlled by the LM74700 must be able to withstand currents up to 1 A, though nominally up to 0.5 A. Utilizing a transient voltage suppression (TVS) diode on the input anode side of the LM74700 also allows for noise suppression to transient conditions on the battery input supply.

1.5.3 TPS55340-Q1

For this design, the supply for the cameras must be configurable from 5 V to 12 V. Some of this range is above and below the input battery supply—use a single-ended primary inductance converter (SEPIC) as an effective means to solve this problem. By using a simple jumper setting, the user can choose one of the two most common camera power supplies: 5 V and 12 V. To select other voltages, the user can modify the feedback resistor network.

1.5.4 TPS62162-Q1 and TPS62160-Q1

To generate the low-voltage rails for this design, one of the TPS62162-Q1 step-down switching power supplies are tied to the main 5-V or 12-V rail to generate a 3.3-V output rail. Two TPS62160-Q1 regulators are used for the 1.8-V and 1.1-V output system rails. With a maximum input voltage of 17 V, this specification provides a lot of flexibility for the designer when choosing the main rail. This flexibility allows the designer to set the main rail to directly output to cameras, directly supply a controller area network (CAN) physical layer (PHY), or optimize efficiency in the system.

Camera sensor circuits are typically sensitive to noise at frequencies below 1 MHz. To avoid interference with the AM radio band, staying above 2 MHz is desirable in automotive applications. This specification means that a TPS6217x-Q1 switching regulator operating up to 2.5 MHz meets both requirements. This high switching frequency also helps to reduce the size of the discrete components in the circuit.

1.5.5 TPS4H160-Q1

Limiting the current available to the cameras is a wise choice for many applications. In this design, the TPS4H160-Q1 switch limits the current available to the four cameras. Control of this switch from the MCU also allows the designer to decide when the power is to supply each camera and provides the flexibility for the host system to cycle the power to the cameras if this feature is ever required during start-up, diagnostics, or in response to a detected fault.

1.5.6 SN74LVC1G125-Q1

This one-bit buffer has been used in this design to allow the user to quickly determine if the power rails are present and functioning normally. Each of the buffers is connected directly to the power good output of the TLV62160-Q1 power supplies. The output is connected to a light-emitting diode (LED). This circuitry is likely to be removed from a production system.

1.5.7 TS3USB221A-Q1

This design utilizes these high-bandwidth USB switches to dynamically configure the I²C bus on the board. These parts are much faster than what is required but they work well and are very simple to implement. For more information on the configuration of the I²C bus, see the following [节 1.5.8](#), which addresses the MCU.

1.5.8 MSP430F2272-Q1

This version of MSP430 is used in this design as a housekeeping and configuration MCU, which allows the main SoC in the system to boot in parallel with the configuration of the SER/DES links and camera imagers. For more information on this topic, see [4.1 节](#).

2 System Design Theory

2.1 PCB and Form Factor

This design is primarily specified for use in connection with the TDA2Plus EVM. The printed-circuit board (PCB) has been designed to mate to the CSI-2 connector on the outer edge of the TDA2Plus EVM (see 图 2 and 图 3). If desired, reduce the size of the design by removing the GPIO jumpers and power-supply selection jumpers. Furthermore, use of the MCU is unnecessary if the host processor completely handles the setup of the system configuration over I²C. LEDs are a luxury during system and software debug, but they are not required in a production design, either.




图 2. Board—Top View




图 3. Board—Bottom View

2.2 I²C Addressing

2.2.1 Multiple Device Addressing (Aliasing)

If the user intends to access all four cameras on the same I²C bus, they must follow a method of assigning an alias to each camera for use when addressing them. The FPD-Link SER/DES parts provide this functionality to assign a slave ID (alias) to each camera. This feature allows the slave devices to be independently addressed. The physical address of the slave and its associated alias IDs are configured by programming the “Slave ID” and “Slave Alias” registers on the deserializer. From the I²C host perspective, this task remaps the address of each slave to its slave alias. 图 4 shows an example of I²C address aliasing.





图 4. I²C Address Aliasing

2.2.2 I²C Bus Switches and Connections

This system offers four possible I²C hosts. Each host has a role to perform and a slave that they must configure. This requirement complicates the I²C bus connections. 图 5 shows three I²C switches, which are used to configure the I²C bus to accomplish all of the tasks required for initialization of the system. A GPIO has been stationed on the MCU connected to the control pin of each switch. These control pins are labeled with red text under the switch in 图 5. The functionality of these control pins can be described as:

- I²C_SW_EXT: When this switch is open, either the MSP430 or the SoC functions as the I²C host in the system. When this switch closes, it allows the external MCU to take over as host of the I²C bus. If an external MCU is used, place the MSP430 into external MCU mode by setting the jumper J19.
- I²C_SW_SOC: When this switch is open, all SoC I²C traffic is isolated from the TIDA-01323 board. This isolation allows either the local MCU or the external MCU to act as the host. Depending on when this switch is closed, the SoC can either initialize the board or just control the camera after one of the MCUs has initialized the board. Control of the cameras is done by writing I²C commands into the UB96x during normal operation.
- I²C_SW_UB960: When this switch is closed, the main I²C bus on the UB960 is connected to the main I²C bus on the board.



Copyright © 2017, Texas Instruments Incorporated

图 5. I²C Bus Diagram

2.2.3 Power-Over-Coax (PoC) Filter

One of the most critical portions of a design that uses PoC is the filter circuitry. The goal is twofold: 1. Deliver a clean DC supply to the input of the switching regulators. 2. Protect the FPD-Link communication channels from noise coupled backwards from the rest of the system.

The DS90UB953 serializer on the TIDA-01130 and DS90UB960 deserializer on this design communicate over two carrier frequencies: 2 GHz at full speed ("forward channel") and a lower frequency of 25 MHz ("backchannel") determined by the deserializer device. The filter must attenuate this rather large band spanning both carriers while attempting to only pass DC.

The PoC design requires an impedance of > 2 kΩ across the 10-MHz to 2.2-GHz bandwidth to enable the forward channel and backchannel to pass uninterrupted over the coax. To accomplish this uninterrupted passing, select an inductor for filtering the 10-MHz to 1-GHz range in addition to selecting a ferrite bead for filtering the 1- to 2.2-GHz frequency band. L1 in 图 6 represents the complete filter for inductor and ferrite beads. L2, which is shown in 图 6, is the same filter design as L2; however, L1 is located on the TIDA-01130 camera module design.

Ensuring that this filter has the smallest footprint is imperative. The LQH3NPZ100MJRL 10-μH inductor has been chosen because it has a wide band impedance that filters from 10 MHz to 1 GHz. Using this inductor eliminates the requirement for a solution that typically demands two inductors, one for the low-end frequency band and another for the high-end frequency band.

For the high-frequency, forward-channel filtering, inductors are usually not sufficient to filter above 1 GHz. Therefore, the TIDA-01323 design uses three 1.5-k Ω ferrite beads in series with the 10- μ H inductor to bring the impedance above 2 k Ω across the 1- to 2.2-GHz range. This design uses three 1.5-k Ω ferrite beads because, when in operation, the current through these devices reduces the effective impedance. Therefore, three ferrite beads instead of two allows for more headroom across the whole frequency band. Lastly, for good measure, this design uses a 4-k Ω resistor in parallel with the 10- μ H inductor to provide a constant impedance across the complete frequency band for impedance smoothing. With this approach, the designer can minimize the solution size on the board for the PoC inductor filtering. For more details, see [Sending Power Over Coax in DS90UB913A Designs](#).

Another important requirement to note in regards to filtering is to ensure that the FPD-Link signal is not interrupted by allowing DC offset on the data. Choose the AC coupling caps shown by the 0.033 μ F and 0.015 μ F in such a way to ensure the high-speed AC data signals pass through but also blocks the DC from coupling on the data lines. Capacitive values for the DS90UB953/DS90UB960 pair are smaller than previous generations due to their requirement to pass 4 Gbps of data versus the previous 2 Gbps of video data transmission from 1-MP cameras.





图 6. Power Over Coax

2.3 Step-Down Converter

图 7 显示了典型的降压转换器应用电路。许多组件选择和设计理论可以在 [Application Information](#) 部分中找到 [TPS6216x 3-V to 17-V, 1-A Step-Down Converters with DCS-Control™](#)。只有少数外部组件可用于降压转换器的组件选择。



Copyright © 2016, Texas Instruments Incorporated

图 7. Typical Application Circuit

2.3.1 Choosing Output Inductance Value

As previously mentioned, maintaining the switching frequency of the converter above 2 MHz is important in this design, which means that the converter must always operate in continuous mode. Because input voltage and output voltage are fixed and the output current is almost constant and easy to predict, the minimum inductance (L) for the converter to operate with continuous inductor current can be calculated using the following 公式 1:

$$L = \frac{V_{OUT} (V_{IN} - V_{OUT})}{2 \times V_{IN} \times I_{OUT} \times f} = \frac{3.3 \text{ V} (12 \text{ V} - 3.3 \text{ V})}{2 \times 12 \text{ V} \times 0.4 \text{ A} \times 2.1 \text{ MHz}} = 1.42 \mu\text{H} \quad (1)$$

The 400-mA current budget has a safety margin; therefore, a 2.2-µH works well for this application.

After choosing the inductance, the next step is to select an inductor with a proper saturation current. The maximum current through the inductor is the combination of the steady-state supply current as well as the inductor ripple current. The goal is to obtain a sufficiently high current rating that can be minimized as much as possible to reduce the physical size of the inductor. The following 公式 2 is used to calculate the inductor ripple current (from the data sheet):

$$\Delta I_L = V_{OUT} \times \left(\frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}} \right) \quad (2)$$

公式 3 shows the parameters for this design using the TPS62160-Q1:

$$V_{OUT} = 3.3 \text{ V}, V_{IN} = 12 \text{ V}, L = 2.2 \mu\text{H}, f_{SW} = 2.25 \text{ MHz} \quad (3)$$

公式 3 yields an inductor ripple current of $\Delta I_L = 483 \text{ mA}$. The maximum current draw of the system through this regulator is 250 mA. Finally, the following 公式 4 is used to calculate the minimum saturation:

$$L_{SAT} \geq \left(I_{MAX} + \frac{I_{RIPPLE}}{2} \right) \times 1.2 = \left(400 \text{ mA} + \frac{483 \text{ mA}}{2} \right) \times 1.2 = 770 \text{ mA} \quad (4)$$

A TDK VLS201610HBX-2R2M has been selected for this design, which has a saturation current of 1700 mA with only a 10% drop in inductance. This part comes in a 2×1.6-mm package.

2.3.2 Choosing the Output Capacitor

Because the device is internally compensated, it is only stable for certain component values in the LC output filter. [Optimizing the TPS62130/40/50/60/70 Output Filter](#) provides the chart of stable values (see [表 2](#)). The selected 2.2- μ H inductor paired with a 22- μ F capacitor yields a 32.4-kHz corner frequency, which is well within the recommended stable range for the TPS6216x family.

表 2. Stability Versus Effective LC Corner Frequency

NOMINAL INDUCTANCE VALUE	NOMINAL CERAMIC CAPACITANCE VALUE (EFFECTIVE = ½ NOMINAL)								
	EFFECTIVE CORNER FREQUENCIES								
	4.7 μ F	10.0 μ F	22 μ F	47 μ F	100 μ F	200 μ F	400 μ F	800 μ F	1600 μ F
0.47 μH	151.4 kHz	103.8 kHz	70.0 kHz	47.9 kHz	32.8 kHz	23.2 kHz	16.4 kHz	11.6 kHz	8.2 kHz
1.00 μH	103.8 kHz	71.2 kHz	48.0 kHz	32.8 kHz	22.5 kHz	15.9 kHz	11.3 kHz	8.0 kHz	5.6 kHz
2.2 μH	70.0 kHz	48.0 kHz	32.4 kHz	22.1 kHz	15.2 kHz	10.7 kHz	7.6 kHz	5.4 kHz	3.8 kHz
3.3 μH	57.2 kHz	39.2 kHz	26.4 kHz	18.1 kHz	12.4 kHz	8.8 kHz	6.2 kHz	4.4 kHz	3.1 kHz
4.7 μH	47.9 kHz	32.8 kHz	22.1 kHz	15.1 kHz	10.4 kHz	7.3 kHz	5.2 kHz	3.7 kHz	2.6 kHz
10.0 μH	32.8 kHz	22.5 kHz	15.2 kHz	10.4 kHz	7.1 kHz	5.0 kHz	3.6 kHz	2.5 kHz	1.8 kHz
	Recommended for TPS6213x/4x/5x/6x/7x								
	Recommended for TPS6213x/4x/5x only								
	Stable without Cff (within recommended LC corner frequency range)								
	Stable without Cff (outside recommended LC corner frequency range)								
	Unstable								

2.3.3 Choosing Feedback Resistors

For the 3.3-V rail, using the TPS62162 does not require feedback resistors because this device is a fixed voltage device. For the 1.8-V rail and 1.1-V rail, the designer can repeat the steps for all design calculations as outlined in [节 2.3.2](#). Then, for those two rails, perform the feedback resistor calculation as outlined in the data sheet.

3 Getting Started Hardware

3.1 Hardware Configuration

The TIDA-01323 design requires configuration before use. Perform the following configuration steps to avoid damage to system components. The following configuration is for a four-camera surround view system using TIDA-01130 cameras and a TDA2Plus EVM. The included power supply powers the EVM while a supply similar to a car battery is used to power the TIDA-01323.

1. Configure the power supply. Add and verify jumpers in the following locations (see 图 8):
 - a. J8 (open) – Sets SEPIC output to 12 V; if PoC of 5 V is required, short J8
 - b. J11 pins 2 to 3 – Connects output of SEPIC to input of buck converters and provides power to DS90UB960 and MCU
 - c. J21 pins 2 to 3 – Connects output of SEPIC to the high-side switch for camera power
 - d. J9 pins 1 to 2 – Selects output from 3.3-V buck instead of external supply
 - e. J13 pins 1 to 2 – Selects output from 1.8-V buck instead of external supply
 - f. J15 pins 1 to 2 – Selects output from 1.1-V buck
2. Set the MCU mode by installing J26. Pins 1 and 2 place the board in local MCU mode and is initialized by the MSP430 MCU.
3. Connect TIDA-01323 to the TDA2Plus EVM.
4. Connect four TIDA-01130 cameras using FAKRA coax cables.
5. Connect HDMI OUT on the TDA2Plus EVM to monitor using an HDMI cable.
6. Connect the power supply provided with the TDA2Plus EVM to the input power connector on the EVM.
7. Connect 12 V of input power to J5. Pin 1 is marked VIN. Pin 2 is marked GND. The board is protected against reversing the input voltage. If the polarity of the input voltage is reversed, LED D2 illuminates and Q1 prevents damage to the board.
8. Press the MSP430 RESET button (S1) on the TIDA-01323 board.




图 8. Board Jumpers

3.2 Software

GPIO configuration: Header J27 is available for eight GPIOs for the MCU and deserializer, which allows for maximum flexibility when utilizing these GPIOs as required in each application. This setup also indicates that the jumpers must be correctly set for any configuration. In the case of this design, the use any of the MCU GPIOs is not required, so none of the jumpers are installed.

4 Getting Started Firmware

4.1 Board Boot Sequence

If the board has been placed into local MCU mode (J26), the MSP430 MCU is in control of the start-up sequence of the board. At start-up, pulldown resistors hold the UB960 in RESET mode. When the MCU initializes, it begins the start-up of the rest of the board. The configuration sequence is as follows:


1. MCU (MSP430) boots
2. MCU enables power to all four cameras by enabling TPS4H160 channels
3. MCU opens external I²C switch using: I2C_SW_SOC
4. MCU opens SoC I²C switch using: I2C_SW_DES
5. MCU closes UB964 I²C switch using: I2C_SW_EXT
6. MCU holds reset (PDB) pin low on UB960 deserializer
7. MCU closes I²C switch using: I2C_SW_DES and the UB960 PDB pin is pulled out of reset
8. MCU closes I²C switch I2C_SW_SOC and I2C_SW_EXT to allow the user to have control from TDA2Plus or other processor
9. MCU changes I²C pins to inputs (high Z) and loops infinitely
10. With Board initialized, the UB960, attached DS90UB953 serializer, and OV2775 imager can be initialized from TDA2Plus

5 Test Setup

5.1 Video Hardware Setup

图 9 显示了用于测试四个 TIDA-01130 相机模块的视频输出设置，使用的是 TIDA-01323 设计。

为了从 DS90UB960 启用视频输出，请将 TIDA-01323 连接到 TDA2Plus EVM 上的 CSI-2 Samtec 连接器。TDA2Plus EVM 通过写入所有背通道 I²C 设置配置来启用视频输出，配置包括 OV2775、DS90UB953 和 DS90UB960 设备。当写入完成时，Vision SDK 软件将视频输出到连接的 HDMI 显示器。



Copyright © 2017, Texas Instruments Incorporated

图 9. Surround View Setup

5.2 FPD-Link III I²C Initialization

当按照图 9 所示连接时，TIDA-01323 设计通过 PoC 为相机提供电源。该参考设计的电源还用于将电压降至 1.8 V 和 1.1 V，以供应 DS90UB960。现在 OV2775、DS90UB953 和 DS90UB960 已通电。最后，通过连接 TDA2Plus EVM 到 TIDA-01323 设计，I²C 初始化写入可以开始。初始化写入如下：

- Deserializer slave I²C address 0x7A (8-bit) or 0x3D (7-bit):
 - Register 0x4C with 0x01: Enables write enable for Port 0
 - Register 0x6E with 0xA8: BC_GPIO_CTL0 FrameSync signal to GPIO1
 - Register 0x58 with 0x5E: I²C pass through enabled and backchannel frequency select
 - Register 0x5C with 0x31: Sets serializer alias to 31 for camera on port 0
 - Register 0x5D with 0x6C: Sets slave ID for imager to 6C

- Register 0x65 with 0x6C: Sets slave alias for imager to 6C
- Register 0x6D with 0x7C: Configures port to coax mode and FPD III to CSI mode
- Register 0x19 with 0x00: Sets FS_HIGH_TIME_1
- Register 0x1A with 0x8A: Sets FS_HIGH_TIME_0
- Register 0x1B with 0x04: Sets FS_LOW_TIME_1
- Register 0x1C with 0xE1: Sets FS_LOW_TIME_0
- Register 0x18 with 0x01: Enables FrameSync
- Register 0x32 with 0x01: Enables TX write enable for port 0 and port 1
- Register 0x33 with 0x01: Enables 960 CSI output and sets to 4 lane mode
- Register 0x21 with 0x03: Sets round robin forwarding for CSI0 and CSI1
- Register 0x20 with 0x08: Forwarding enabled for all RX ports. RX3 forwarded to CSI-2 Port 1 TX and other three ports forwarded to CSI-2 Port 0 TX.
- Serializer slave I²C address 0x31, 0x32, 0x33 and 0x34 (write to all cameras)
 - Register 0x06 with 0x41: Sets HS_CLK_DIV and DIV_M_VAL for CLKOUT from 953 to OV2775
 - Register 0x07 with 0x28: Sets DIV_N_VAL for CLKOUT from 953 to OV2775
 - Register 0x0E with 0xF0: Sets GPIOs on 953 as outputs
 - Register 0x0D with 0x00: Drives GPIOs from 953 low to force imager PWDN and RESET pins low
 - Register 0x0D with 0x0C: Pulls PWDN and RESET pins on OV2775 high to bring imager out of reset

Keep in mind that the deserializer setup registers listed are only showing writes for one camera. To initialize all four cameras, select each camera using port select register 0x4C. This selection allows for the similar writes for each camera, where the serializer, imager, and framesync have been set up.

5.3 OV2775 Initialization

After the FPD-Link III setup completes for the DS90UB953 and DS90UB960 devices, the I²C initialization can begin on the OV2775. For these writes, see the OV2775 data sheet for register settings. There are many register settings, but as long as the 953 and 960 FPD-Link III parts have been configured, the I²C backchannel allows for the OV2775 to be accessed at address 0x6C in 8-bit addressing or 0x36 in 7-bit addressing.

5.4 Setup for Verifying Power Supply Start-Up: V_{IN} , 3.3-V, 1.8-V, and 1.1-V Rails

图 10 shows the setup for measuring the V_{IN} , 3.3-V, 1.8-V, and 1.1-V rails.




图 10. Setup for Measuring All Power Rails

The waveforms for the power supply start-up are as follows (see 图 11):

- Channel 1 (blue): 12-V regulated power out from SEPIC supply (TP7)
- Channel 2 (red): 3.3-V switching converter output (TP8)
- Channel 3 (green): 1.8-V switching converter output (TP9)
- Channel 4 (pink): 1.1-V switching converter output (TP10)

All channels are displayed at 1 V per division. The time scale is 100 μ S per division.




图 11. Power Supply Start-Up

5.5 Camera Power and Monitoring

This reference design utilizes the TPS4H160-Q1 switch to supply power to the four remote cameras. With the TPS4H160-Q1 being a quad high-side switch, the designer can control the power of each camera individually if utilizing the enable control of each channel. Also, in addition to the hub being able to supply 12 V or 5 V to the cameras utilizing the TPS55340 and jumper J8, the hub can also supply power to each camera by setting the J21 on the TIDA-01323.

The TPS4H160-Q1, when used with the MSP430, allows the designer to monitor the power to the camera module. To measure current, the CS pin is routed to the MSP430 to monitor the voltage level corresponding to the output current. To monitor this current, the DIAG_EN pin must be driven high from the MSP430 so that the current sense and fault pin can be activated. Otherwise, if the DIAG_EN pin is low, these two pins are high impedance. The fault pin is also routed to the MCU, which provides indication of a fault condition (voltage or current) on the channel. To select the channel on which these diagnostics features are performed, the SEH and SEL pins can be toggled by the ECU in the high and low values according to the TPS4H160 data sheet. Lastly, the power to each camera is current limited with a setting from the high side switch. This limitation is a pulldown resistor set to 1.3 k Ω on the CL pin, which sets the current limit to 1.53 A. The range of current operation for each camera channel is 0.1 A to 1 A, which allows designers to use high current, high resolution imagers, or radar modules without issue.

6 Board Programming or Reprogramming

If the board has not been programmed or if the software requires an update, use the following procedure.
MSP430 code:

1. Connect EZ430 development tool to J23
2. Connect USB cable to PC and to EZ430 development tool
3. Open the TI Code Composer Studio™ (CCS) software
4. Open project files for software to be loaded
5. Select "Debug" to load the software into MSP430
6. Press "Run" to run in a debug environment or remove EZ430
7. Press the MSP430 RESET button (S1) on the TIDA-01323 board
8. The software begins to run on the board

To use the TDA2Plus software, see the [TDA2Plus EVM](#) documentation for further details.

7 Design Files

7.1 Schematics

To download the schematics, see the design files at [TIDA-01323](#).

7.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-01323](#).

7.3 PCB Layout Recommendations


7.3.1 PCB Layer Stackup Recommendations

The PCB layer recommendations are as follows:

- Use at least a four-layer board with a power and ground plane. Locate the low-voltage complementary-metal-oxide semiconductor (LVCMOS) signals away from the differential lines to prevent coupling from the LVCMOS lines to the differential lines.
- If using a four-layer board, layer 2 must be a ground plane. Because most of the components and switching currents are on the top layer, this configuration reduces the inductive effect of the vias when currents are returned through the plane.

An additional two layers have been used in this board to simplify ball-grid array (BGA) fanout and routing.

图 12 shows the six-layer stackup used in this board.



Layer Name	Type	Material	Thickness (mil)	Dielectric Material	Dielectric Constant	Pullback (mil)	Orientation	Coverlay Expansion
Top Overlay	Overlay							
Top Solder	Solder Mask/Co...	Surface Material	0.4	Solder Resist	3.5			0
Layer 1 - Top Lay...	Signal	Copper	1.4				Top	
Dielectric 1	Dielectric	Prepreg	10	370HR	4.2			
Layer 2 - GND	Signal	Copper	1.417				Not Allowed	
Dielectric 2	Dielectric	Core	7	370HR	4.2			
Layer 3 - Sensitive	Signal	Copper	1.417				Not Allowed	
Dielectric 3	Dielectric	Prepreg	20	370HR	4.2			
Layer 4 - GND	Signal	Copper	1.417				Not Allowed	
Dielectric 4	Dielectric	Core	7	370HR	4.2			
Layer 5 - PWR	Signal	Copper	1.417				Not Allowed	
Dielectric 5	Dielectric	Prepreg	10	370HR	4.2			
Layer 6 - Bottom...	Signal	Copper	1.4				Bottom	
Bottom Solder	Solder Mask/Co...	Surface Material	0.4	Solder Resist	3.5			0
Bottom Overlay	Overlay							

图 12. Layer Stackup

7.3.2 Switching DC-DC Converter

During part placement and routing, always consider the path the current takes through the circuit. The yellow line in [图 13](#) shows the input current path travels from the input capacitor (C43), through the switch in the converter (U4), to the inductor (L18), and then out across the output capacitors (C44 and C45). Any return currents from the input capacitor (C43) or the output capacitors (C44 and C45) are joined together on the top side of the board before they are connected to the ground (return) plane (inside the green circle). This occurrence reduces the amount of return currents in the internal ground plane, which allows other circuits on the board to register voltage gradients. This occurrence may not be noticeable in the performance of the converter, but it does reduce its coupled noise into other devices. [图 13](#) shows the layout of the switch-mode power supply with the routing outlined and solid.




图 13. Step-Down Switched-Mode Power Supply Routing

Input capacitors must be placed as close to the integrated circuit (IC) as possible to reduce the parasitic series inductance from the capacitor to the device that it supplies. This placement is especially important for DC-DC converters because the inductance from the capacitor to the high-side switching FET can cause high-voltage spikes and ringing on the switch node, which can be damaging to components and cause problems such as electromagnetic interference (EMI).

7.3.3 Deserializer Layout Recommendations

Decoupling capacitors must be located very close to the supply pin on the serializer. Again, this placement requires the designer to consider the path of the supply current and the return current. Keeping the loop area of this connection small reduces the parasitic inductance associated with the connection of the capacitor. An ideal placement is not always possible due to space constraints. Place smaller value capacitors that provide higher-frequency decoupling closest to the device.

图 14 shows the decoupling capacitors C60, C62, and C65. The loop from 1.8 V to GND is short because of the small capacitor value for C65 and because the accompanying larger capacitors are kept very close to U1, which results in a very-small current loop.




图 14. Decoupling Current Loop

When routing the coaxial input to the PoC filter, be aware of potential stubs on the low-voltage differential signaling (LVDS) nets. In 图 15, the high-speed signal comes in from J1 and passes through C19 to U1 (DS90UB960). DC is blocked by C9 and the DC current path is through ferrite beads L7, L3, L27, which blocks high-frequency AC data and inductor L4, which blocks low-frequency AC data. For the high-speed signal, the DC path through L7 is a stub. Minimizing the length of this stub reduces reflections on the LVDS lines and leads to better signal integrity.

In addition, the high-speed signal path trace from the C9 and C11 AC caps must be length- and impedance-matched with each other to reduce reflections. Also, the length of these traces must be length-matched with the other camera input traces so that there is no skew between the data transmitting from the TIDA-01323 Fakra connector to the deserializer.




图 15. LVDS Signal Pair Routing

The last layout guideline, which is most important, is the CSI-2 routing from TX port 0 and port 1 to the SAMTEC connector for interfacing with TDA2Plus. The following list provides the guidelines for routing the differential CSI-2 traces. 图 16 shows the routing for the TIDA-01323 and 图 17 confirms that the routed lengths are within the guidelines for trace length matching within and between pairs.

1. Route CSI0_D*P/N and CSI1_D*P/N pairs with controlled 100-Ω differential impedance ($\pm 20\%$) or 50-Ω single-ended impedance ($\pm 15\%$).
2. Keep length difference between a differential pair to 5 mils of each other.
3. Match trace lengths between pairs to be < 25 mils.
4. Each pair must be separated by at least three times the signal trace width.
5. Length matching must be near the location of mismatch.
6. Keep the use of bends in differential traces to a minimum. When bends are used, the number of left and right bends must be as equal as possible and the angle of the bend must be $\geq 135^\circ$. This arrangement minimizes any length mismatch caused by the bends and therefore minimizes the impact that bends have on EMI.
7. Route all differential pairs on the same layer.
8. Keep the number of VIAS to a minimum—TI recommends keeping the VIA count to two or fewer.
9. Keep traces on layers adjacent to the ground plane.
10. Do *NOT* route differential pairs over any plane split.




图 16. CSI-2 Differential Trace Routing

15 Differential Pairs (10 Highlighted)		
Designator	Average Length (mil)	Longest Signal Len...
CSI0_D0	1760.21	1760.416
CSI1_CLK	1759.438	1760.497
CSI1_D2	1759.926	1760.939
CSI1_D3	1760.218	1761.31
CSI0_CLK	1761.817	1762.038
CSI1_D0	1760.552	1762.091
CSI0_D2	1762.503	1762.31
CSI0_D3	1762.344	1762.779
CSI1_D1	1763.283	1764.301
CSI0_D1	1762.505	1764.651

20 Nets (0 Highlighted)		
Name	Routed Length (mil)	
CSI0_CLK_N (-)	1762.025	
CSI0_CLK_P (+)	1761.609	
CSI0_D0_N (-)	1760.413	
CSI0_D0_P (+)	1760.007	
CSI0_D1_N (-)	1763.636	
CSI0_D1_P (+)	1761.375	
CSI0_D2_N (-)	1762.275	
CSI0_D2_P (+)	1762.731	
CSI0_D3_N (-)	1761.307	
CSI0_D3_P (+)	1763.38	
CSI1_CLK_N (-)	1760.442	
CSI1_CLK_P (+)	1758.434	
CSI1_D0_N (-)	1761.056	
CSI1_D0_P (+)	1760.047	
CSI1_D1_N (-)	1764.293	
CSI1_D1_P (+)	1762.273	
CSI1_D2_N (-)	1760.937	
CSI1_D2_P (+)	1758.916	
CSI1_D3_N (-)	1760.697	
CSI1_D3_P (+)	1759.74	

图 17. CSI-2 Trace Length Matching

7.4 Layout Prints

To download the layer plots, see the design files at [TIDA-01323](#).

7.5 Altium Project

To download the Altium project files, see the design files at [TIDA-01323](#).

7.6 Gerber Files

To download the Gerber files, see the design files at [TIDA-01323](#).

7.7 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-01323](#).

8 Software Files

To download the software files, see the design files at [TIDA-01323](#).

9 Related Documentation

1. Texas Instruments, [Automotive 2-MP Camera Module Design with MIPI CSI-2 Video Output Interface and Power Over Coax](#)
2. Texas Instruments, [DS90UB953-Q1 25-MHz to 100-MHz 10/12-Bit FPD-Link III Serializer](#)
3. Texas Instruments, [TPS6217x-Q1 3-V to 17-V 0.5-A Step-Down Converters with DCS-Control™](#)
4. Texas Instruments, [TLV702-Q1 300-mA, Low- \$I_Q\$, Low-Dropout Regulator](#)
5. Texas Instruments, [Sending Power Over Coax in DS90UB913A Designs](#)
6. Texas Instruments, [Cable Requirements for the DS90UB913A & DS90UB914A](#)
7. Texas Instruments, [Optimizing the TPS62130/40/50/60/70 Output Filter](#)
8. Texas Instruments, [TDA3 – SoC Processor for Advanced Driver Assist Systems \(ADAS\)](#)

9.1 商标

MSP430, Code Composer Studio are trademarks of Texas Instruments.

有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用；如果您（个人，或如果是代表贵公司，则为贵公司）以任何方式下载、访问或使用了任何特定的 TI 资源，即表示贵方同意仅为该等目标，按照本通知的条款进行使用。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意，在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，以及您的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。您就您的应用声明，您具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。您同意，在使用或分发包含 TI 产品的任何应用前，您将彻底测试该等应用和该等应用所用 TI 产品的功能。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默示的保证或陈述，包括但不限于对准确性或完整性、产权保证、无复发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为您辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (<http://www.ti.com/sc/docs/stdterms.htm>)、[评估模块](http://www.ti.com/sc/docs/sampters.htm)和样品 (<http://www.ti.com/sc/docs/sampters.htm>) 的标准条款。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2017 德州仪器半导体技术（上海）有限公司