ZHCSI93D
May 2018 – October 2022
TPS65987D
PRODUCTION DATA
1
特性
2
应用
3
说明
4
Revision History
5
Pin Configuration and Functions
6
Specifications
6.1
Absolute Maximum Ratings
6.2
ESD Ratings
6.3
Recommended Operating Conditions
6.4
Thermal Information
6.5
Power Supply Requirements and Characteristics
6.6
Power Consumption Characteristics
6.7
Power Switch Characteristics
6.8
Cable Detection Characteristics
6.9
USB-PD Baseband Signal Requirements and Characteristics
6.10
BC1.2 Characteristics
6.11
Thermal Shutdown Characteristics
6.12
Oscillator Characteristics
6.13
I/O Characteristics
6.14
PWM Driver Characteristics
6.15
I2C Requirements and Characteristics
6.16
SPI Controller Timing Requirements
6.17
HPD Timing Requirements
6.18
Typical Characteristics
7
Parameter Measurement Information
8
Detailed Description
8.1
Overview
8.2
Functional Block Diagram
8.3
Feature Description
8.3.1
USB-PD Physical Layer
8.3.1.1
USB-PD Encoding and Signaling
8.3.1.2
USB-PD Bi-Phase Marked Coding
8.3.1.3
USB-PD Transmit (TX) and Receive (Rx) Masks
8.3.1.4
USB-PD BMC Transmitter
8.3.1.5
USB-PD BMC Receiver
8.3.2
Power Management
8.3.2.1
Power-On And Supervisory Functions
8.3.2.2
VBUS LDO
8.3.2.3
Supply Switch Over
8.3.3
Port Power Switches
8.3.3.1
PP_HV Power Switch
8.3.3.1.1
PP_HV Over Current Clamp
8.3.3.1.2
PP_HV Over Current Protection
8.3.3.1.3
PP_HV OVP and UVP
8.3.3.1.4
PP_HV Reverse Current Protection
8.3.3.2
Schottky for Current Surge Protection
8.3.3.3
PP_EXT Power Path Control
8.3.3.4
PP_CABLE Power Switch
8.3.3.4.1
PP_CABLE Over Current Protection
8.3.3.4.2
PP_CABLE Input Good Monitor
8.3.3.5
VBUS Transition to VSAFE5V
8.3.3.6
VBUS Transition to VSAFE0V
8.3.4
Cable Plug and Orientation Detection
8.3.4.1
Configured as a DFP
8.3.4.2
Configured as a UFP
8.3.4.3
Configured as a DRP
8.3.4.4
Fast Role Swap Signaling
8.3.5
Dead Battery Operation
8.3.5.1
Dead Battery Advertisement
8.3.5.2
BUSPOWER (ADCIN1)
8.3.6
Battery Charger Detection and Advertisement
8.3.6.1
BC1.2 Data Contact Detect
8.3.6.2
BC1.2 Primary and Secondary Detection
8.3.6.3
Charging Downstream Port Advertisement
8.3.6.4
Dedicated Charging Port Advertisement
8.3.6.5
2.7V Divider3 Mode Advertisement
8.3.6.6
1.2V Mode Advertisement
8.3.6.7
DCP Auto Mode Advertisement
8.3.7
ADC
8.3.8
DisplayPort HPD
8.3.9
Digital Interfaces
8.3.9.1
General GPIO
8.3.9.2
I2C
8.3.9.3
SPI
8.3.10
PWM Driver
8.3.11
Digital Core
8.3.12
I2C Interfaces
8.3.12.1
I2C Interface Description
8.3.12.2
I2C Clock Stretching
8.3.12.3
I2C Address Setting
8.3.12.4
Unique Address Interface
8.3.12.5
I2C Pin Address Setting (ADCIN2)
8.3.13
SPI Controller Interface
8.3.14
Thermal Shutdown
8.3.15
Oscillators
8.4
Device Functional Modes
8.4.1
Boot
8.4.2
Power States
9
Application and Implementation
9.1
Application Information
9.2
Typical Application
9.2.1
Type-C VBUS Design Considerations
9.2.1.1
Design Requirements
9.2.1.2
Detailed Design Procedure
9.2.1.2.1
Type-C Connector VBUS Capacitors
9.2.1.2.2
VBUS Schottky and TVS Diodes
9.2.1.2.3
VBUS Snubber Circuit
9.2.1.3
Application Curves
9.2.2
Notebook Design Supporting PD Charging
9.2.2.1
USB and DisplayPort Notebook Supporting PD Charging
9.2.2.1.1
Design Requirements
9.2.2.1.2
Detailed Design Procedure
9.2.2.1.2.1
USB Power Delivery Source Capabilities
9.2.2.1.2.2
USB Power Delivery Sink Capabilities
9.2.2.1.2.3
USB and DisplayPort Supported Data Modes
9.2.2.1.2.4
TUSB1046 Super Speed Mux GPIO Control
9.2.2.2
Thunderbolt Notebook Supporting PD Charging
9.2.2.2.1
Design Requirements
9.2.2.2.2
Detailed Design Procedure
9.2.2.2.2.1
USB Power Delivery Source Capabilities
9.2.2.2.2.2
USB Power Delivery Sink Capabilities
9.2.2.2.2.3
Thunderbolt Supported Data Modes
9.2.2.2.2.4
RESETN
9.2.2.2.2.5
I2C Design Requirements
9.2.2.2.2.6
TS3DS10224 SBU Mux for AUX and LSTX/RX
9.2.2.2.2.7
Thunderbolt Flash Options
9.2.2.3
USB and DisplayPort Dock with Bus-Powered and Self-Powered Support
9.2.2.3.1
Design Requirements
9.2.2.3.2
Detailed Design Procedure
9.2.2.3.2.1
USB Power Delivery Source Capabilities
9.2.2.3.2.2
USB Power Delivery Sink Capabilities
9.2.2.3.2.3
USB and DisplayPort Supported Data Modes
9.2.2.3.2.4
TUSB1064 Super Speed Mux GPIO Control
10
Power Supply Recommendations
10.1
3.3-V Power
10.1.1
VIN_3V3 Input Switch
10.1.2
VBUS 3.3-V LDO
10.2
1.8-V Power
10.3
Recommended Supply Load Capacitance
11
Layout
11.1
Layout Guidelines
11.1.1
Top TPS65987D Placement and Bottom Component Placement and Layout
11.2
Layout Example
11.3
Component Placement
11.4
Routing PP_HV1/2, VBUS, PP_CABLE, VIN_3V3, LDO_3V3, LDO_1V8
11.5
Routing CC and GPIO
11.6
Thermal Dissipation for FET Drain Pads
11.7
USB2 Recommended Routing For BC1.2 Detection/Advertisement
12
Device and Documentation Support
12.1
Device Support
12.1.1
第三方米6体育平台手机版_好二三四免责声明
12.1.2
Firmware Warranty Disclaimer
12.2
接收文档更新通知
12.3
支持资源
12.4
Trademarks
12.5
Electrostatic Discharge Caution
12.6
术语表
13
Mechanical, Packaging, and Orderable Information
封装选项
机械数据 (封装 | 引脚)
RSH|56
MPQF191C
散热焊盘机械数据 (封装 | 引脚)
RSH|56
QFND570A
订购信息
zhcsi93d_oa
zhcsi93d_pm
1
特性
该器件由 USB-IF 进行了 PD3.0 认证
认证新的 USB PD 设计时需使用 PD3.0 器件
TID#: 1067
有关
PD2.0 与 PD3.0
的文章
TPS65987D 是一款可完全配置的 USB PD 器件控制器:
源端口和接收端口能力可高达 20V/5A
交替模式支持
DisplayPort
通过 GPIO 或 I2C 控制外部直流/直流电源、高速数据多路复用器及其他外设
例如:
TPS65987EVM
例如:
TIDA-050012
用于为各种应用轻松配置 TPS65987D 的 GUI 工具:
TPS65988X-CONFIG
电源管理
通过 3.3V 或 VBUS 电源供电
3.3V LDO 输出,在电池电量耗尽时提供支持
有关更详尽的选择指南和入门信息,请参阅
www.ti.com/usb-c
和
E2E 指南
完全管理的集成电源路径:
两个集成的 20V、5A、25mΩ 拉电流或灌电流负载开关
UL 2367 认证编号:20190107-E169910
IEC 62368-1 认证编号:US-34617-UL
集成强大的电源路径保护
20V/5A 电源路径配置为接收端口时,集成了反向电流保护、欠压保护、过压保护和压摆率控制
20V/5A 电源路径配置为源端口时,集成了欠压保护、过压保护和提供浪涌电流保护的电流限制
USB Type-C®
功率传输 (PD) 控制器
13 个可配置 GPIO
支持 BC1.2 充电
符合 USB PD 3.0 标准
符合 USB Type-C 规范
线缆连接和方向检测
集成式 VCONN 开关
物理层和策略引擎
3.3V LDO 输出,在电池电量耗尽时提供支持
通过 3.3V 或 VBUS 电源供电
1 个 I2C 主要或次级端口
只有 1 个 I2C 主要端口
只有 1 个 I2C 次级端口
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP
|
米乐app下载官网(中国)|ios|Android/通用版APP最新版
|
米乐|米乐·M6(中国大陆)官方网站
|
千亿体育登陆地址
|
华体会体育(中国)HTH·官方网站
|
千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载
|
18新利网v1.2.5|中国官方网站
|
bob电竞真人(中国官网)安卓/ios苹果/电脑版【1.97.95版下载】
|
千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装
|