ZHCSQK5
May 2022
DAC53001
,
DAC53002
,
DAC63001
,
DAC63002
PRODUCTION DATA
1
特性
2
应用
3
说明
4
Revision History
5
Pin Configuration and Functions
6
Specifications
6.1
Absolute Maximum Ratings
6.2
ESD Ratings
6.3
Recommended Operating Conditions
6.4
Thermal Information
6.5
Electrical Characteristics: Voltage Output
6.6
Electrical Characteristics: Current Output
6.7
Electrical Characteristics: Comparator Mode
6.8
Electrical Characteristics: General
6.9
Timing Requirements: I2C Standard Mode
6.10
Timing Requirements: I2C Fast Mode
6.11
Timing Requirements: I2C Fast Mode Plus
6.12
Timing Requirements: SPI Write Operation
6.13
Timing Requirements: SPI Read and Daisy Chain Operation (FSDO = 0)
6.14
Timing Requirements: SPI Read and Daisy Chain Operation (FSDO = 1)
6.15
Timing Requirements: GPIO
6.16
Timing Diagrams
6.17
Typical Characteristics: Voltage Output
6.18
Typical Characteristics: Current Output
6.19
Typical Characteristics: Comparator
6.20
Typical Characteristics: General
7
Detailed Description
7.1
Overview
7.2
Functional Block Diagram
7.3
Feature Description
7.3.1
Smart Digital-to-Analog Converter (DAC) Architecture
7.3.2
Digital Input/Output
7.3.3
Nonvolatile Memory (NVM)
7.3.4
Power Consumption
7.4
Device Functional Modes
7.4.1
Voltage-Output Mode
7.4.1.1
Voltage Reference and DAC Transfer Function
7.4.1.1.1
Internal Reference
7.4.1.1.2
External Reference
7.4.1.1.3
Power-Supply as Reference
7.4.2
Current-Output Mode
7.4.3
Comparator Mode
7.4.3.1
Programmable Hysteresis Comparator
7.4.3.2
Programmable Window Comparator
7.4.4
Fault-Dump Mode
7.4.5
Application-Specific Modes
7.4.5.1
Voltage Margining and Scaling
7.4.5.1.1
High-Impedance Output and PROTECT Input
7.4.5.1.2
Programmable Slew-Rate Control
7.4.5.1.3
PMBus Compatibility Mode
7.4.5.2
Function Generation
7.4.5.2.1
Triangular Waveform Generation
7.4.5.2.2
Sawtooth Waveform Generation
7.4.5.2.3
Sine Waveform Generation
7.4.6
Device Reset and Fault Management
7.4.6.1
Power-On Reset (POR)
7.4.6.2
External Reset
7.4.6.3
Register-Map Lock
7.4.6.4
NVM Cyclic Redundancy Check (CRC)
7.4.6.4.1
NVM-CRC-FAIL-USER Bit
7.4.6.4.2
NVM-CRC-FAIL-INT Bit
7.4.7
Power-Down Mode
7.4.7.1
Deep-Sleep Mode
7.5
Programming
7.5.1
SPI Programming Mode
7.5.2
I2C Programming Mode
7.5.2.1
F/S Mode Protocol
7.5.2.2
I2C Update Sequence
7.5.2.2.1
Address Byte
7.5.2.2.2
Command Byte
7.5.2.3
I2C Read Sequence
7.5.3
General-Purpose Input/Output (GPIO) Modes
7.6
Register Map
7.6.1
NOP Register (address = 00h) [reset = 0000h]
7.6.2
DAC-X-MARGIN-HIGH Register (address = 13h, 01h) [reset = 0000h]
7.6.3
DAC-X-MARGIN-LOW Register (address = 14h, 02h) [reset = 0000h]
7.6.4
DAC-X-VOUT-CMP-CONFIG Register (address = 15h, 03h) [reset = 0000h]
7.6.5
DAC-X-IOUT-MISC-CONFIG Register (address = 16h, 04h) [reset = 0000h]
7.6.6
DAC-X-CMP-MODE-CONFIG Register (address = 17h, 05h) [reset = 0000h]
7.6.7
DAC-X-FUNC-CONFIG Register (address = 18h, 06h) [reset = 0000h]
7.6.8
DAC-X-DATA Register (address = 1Ch, 19h) [reset = 0000h]
7.6.9
COMMON-CONFIG Register (address = 1Fh) [reset = 0FFFh]
7.6.10
COMMON-TRIGGER Register (address = 20h) [reset = 0000h]
7.6.11
COMMON-DAC-TRIG Register (address = 21h) [reset = 0000h]
7.6.12
GENERAL-STATUS Register (address = 22h) [reset = 00h, DEVICE-ID, VERSION-ID]
7.6.13
CMP-STATUS Register (address = 23h) [reset = 0000h]
7.6.14
GPIO-CONFIG Register (address = 24h) [reset = 0000h]
7.6.15
DEVICE-MODE-CONFIG Register (address = 25h) [reset = 0000h]
7.6.16
INTERFACE-CONFIG Register (address = 26h) [reset = 0000h]
7.6.17
SRAM-CONFIG Register (address = 2Bh) [reset = 0000h]
7.6.18
SRAM-DATA Register (address = 2Ch) [reset = 0000h]
7.6.19
BRDCAST-DATA Register (address = 50h) [reset = 0000h]
7.6.20
PMBUS-PAGE Register [reset = 0300h]
7.6.21
PMBUS-OP-CMD-X Register [reset = 0000h]
7.6.22
PMBUS-CML Register [reset = 0000h]
7.6.23
PMBUS-VERSION Register [reset = 2200h]
8
Application and Implementation
8.1
Application Information
8.2
Typical Application
8.2.1
Design Requirements
8.2.2
Detailed Design Procedure
8.2.3
Application Curves
9
Power Supply Recommendations
10
Layout
10.1
Layout Guidelines
10.2
Layout Example
11
Device and Documentation Support
11.1
接收文档更新通知
11.2
支持资源
11.3
Trademarks
11.4
Electrostatic Discharge Caution
11.5
术语表
12
Mechanical, Packaging, and Orderable Information
封装选项
机械数据 (封装 | 引脚)
RTE|16
MPQF149D
散热焊盘机械数据 (封装 | 引脚)
RTE|16
QFND525B
订购信息
zhcsqk5_oa
1
特性
具有灵活配置的可编程电压或电流输出:
电压输出:
1LSB INL 和 DNL(10 位)
1x、1.5x、2x、3x 和 4x 增益
电流输出:
1LSB INL 和 DNL(8 位)
25μA 至 250μA 的单极和双极输出范围选项
电压输出模式具有 35μA/通道 I
DD
适合所有通道的可编程比较器模式
当 VDD 关闭时提供高阻抗输出
高阻抗和电阻下拉断电模式
50MHz SPI 兼容型接口
自动检测的 I
2
C、
PMBus™
或 SPI 接口
1.62V V
IH
(V
DD
= 5.5V)
可配置为多种功能的通用输入/输出 (GPIO)
生成预定义的波形:正弦波、余弦波、三角形波、锯齿波
用户可编程的非易失性存储器 (NVM)
内部、外部或电源作为基准
宽工作电压范围:
电源:1.8V 至 5.5V
温度:-40˚C 至 +125˚C
微型封装:16 引脚 WQFN (3mm × 3mm)
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP
|
米乐app下载官网(中国)|ios|Android/通用版APP最新版
|
米乐|米乐·M6(中国大陆)官方网站
|
千亿体育登陆地址
|
华体会体育(中国)HTH·官方网站
|
千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载
|
18新利网v1.2.5|中国官方网站
|
bob电竞真人(中国官网)安卓/ios苹果/电脑版【1.97.95版下载】
|
千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装
|