# 10Gbps 双通道多速率收发器

查询样品: **TLK10002**

特性

- 双通道 **10Gbps** 多速率收发器
- 支持从 **1Gbps** 至 **10Gbps** 的所有通用公共无线接口 **(CPRI)** 和开放基站架构协议 **(OBSAI)** 数据速率
- 集成延迟测量功能，准确度高达 **814ps**
- 在高速端上支持高达 **10Gbps** 数据速率的串行解串 **(SERDES)** 运行，在低速端上支持高达 **5Gbps** 的串行解串运行
- 高速端和低速端上的差分电流模式逻辑 **(CML) I/O**
- 每个通道共用或独立基准时钟
- 高速端和低速端上的回路功能，**OBSAI** 兼容
- 支持数据重定时操作
- 支持伪随机二进制序列 **(PRBS)** 2^7-1，2^{39}-1 和 2^{31}-1 和高频**/**低频**/**混频**/**随机测试兼容模板 **(CRPAT)** 长**/**短模板生成和验证
- 两个电源：**1.0V** 内核电源和 **1.5V** 或 **1.8V I/O**
- 发送去加重功能和接收自适应均衡可实现高速端和低速端上的背板**/**线缆长度扩展
- 高速端和低速端上的可编程发送输出摆动。
- **100mV$_{PP}$** 的最小接收器差分输入阀值

- 信号损失 **(LOS)** 检测
- 到背板、无缘和有源铜缆或者小尺寸可插拔 **(SFP)/SFP+** 光模块的接口
- 热插拔保护
- **JTAG**；**IEEE 1149.1** 测试接口
- 管理数据输入输出 **(MDIO)**；支持 **IEEE 802.3** 第 **22** 条款
- **65nm** 高级 **CMOS** 技术
- 工业用环境运行温度（**-40°C** 至 **85°C**）在全速率下
- 功耗：典型值为 **1.6W**
- 器件封装：**13mm x 13mm**，**144** 引脚塑料球状引脚栅格阵列封装 **(PBGA)**，**1mm** 焊球间距

应用范围

- 无线基础设施 **CPRI** 和 **OBSAI** 链路
- 高速视频应用
- 私有线缆**/**背板连接
- 高速点到点传输系统

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

版权 © 2011–2013, Texas Instruments Incorporated
English Data Sheet: SLLSE75

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

说明

TLK10002 是一款双通道多速率收发器，此收发器用于高速双向点到点数据传输系统。 它专门支持无线基站远程射频头 (RRH) 应用，但是也可被用于其它高速应用。 它支持 1.2288Gbps 至 9.8304Gbps 范围内的全部 CPRI 和 OBSAI 速率。

TLK10002 将出现在其低速 (LS) 端数据输入上的 8B/10B 已编码数据流进行 1:1，2:1 和 4:1 串化。 经串化的 8B/10B 编码数据出现在高速 (HS) 端输出上。 相似的，TLK10002 将出现在其高速端数据输入上的 8B/10B 已编码数据流进行 1:1，1:2 和 1:4 解串化。 经解串化的 8B/10B 已编码数据出现在低速端输出上。 根据串化/解串比率，低速端数据传输速率范围介于 0.5Gbps 至 5Gbps 之间，而高速端数据传输速率范围介于 1Gbps 至 10Gbps 之间。 低速端和高速端数据输入和输出是具有集成端接电阻器的差分电流模式逻辑 (CML) 类型。 在 1:1 模式中，输入可以是原始（非 8B/10B 经编码数据）数据，从而可通过器件传输 PRBS 数据。

TLK10002 作为一个物理层接口器件执行数据串化/解串和时钟提取。 提供了灵活的计时系统配置以支持多种不同的运行。 这些系统配置包括对使用一个从高速端恢复的外部抖动清除时钟进行计时的支持。

TLK10002 为自检和系统诊断用途提供两个低速端和两个高速端回路模式。

TLK10002 具有内置模式生成和验证以帮助系统测试。 此低速端支持 PRBS 2^7-1,2^{23}-1 和 2^{31}-1 模板的生成和验证。 除了这些 PRBS 模板，此高速端支持高、低、混合和 CRPAT 长/短模板生成和验证。

TLK10002 在高速端和低速端都具有一个集成信号损失 (LOS) 检测功能。 在输入差分电压摆幅少于 LOS 置位阀值的条件下，LOS 被置为有效。 此输入差分电压摆幅必须超过清除 LOS 条件的取消置位阀值。

通过一个在低速端接口上执行的已获专利通道对齐机制可实现每个通道的信道对齐。 为了实现正确链路运行，已连接的上行链路合作方器件需要执行信道对齐机制。 正常链路运行只有在实现信道对齐之后才会重新开始。

两个 TLK10002 通道完全独立。 它们可以在不同的基准时钟、不同的数据速率，以及不同的串化/解串比率下运行。

TLK10002 的低速端非常适合与位于同一本地物理系统内的现场可编程门阵列 (FPGA) 或特定用途集成电路 (ASIC) 对接。 此高速端是通过光纤、电缆或背板接口与远程系统对接的理想选择。 TLK10002 支持与 SFP 和 SFP+ 光模块一同运行。

BLOCK DIAGRAM

A simplified block diagram of the TLK10002 device is shown in Figure 1 for Channel A which is identical to Channel B. This low-power transceiver consists of two serializer/deserializer (SERDES) blocks, one on the low speed side and the other on the high speed side. The core logic block that lies between the two SERDES blocks carries out all the logic functions including channel synchronization, lane alignment, 8B/10B encoding/decoding, as well as test pattern generation and verification.

The TLK10002 provides a management data input/output (MDIO) interface as well as a JTAG interface for device configuration, control, and monitoring. Detailed description of the TLK10002 pin functions is provided in Table 1.


Figure 1. Simplified Block Diagram of the TLK10002

PACKAGE

For the TLK10002, a 13-mm x 13-mm, 144-pin PBGA package with a ball pitch of 1 mm is used. The device pin-out is as shown in Figure 2 and is described in detail in Table 1 and Table 2.

	1	2	3	4	5	6	7	8	9	10	11	12
A	INA1P	VSS	INA0N	INA0P	VSS	OUTA0P	OUTA0N	PDTRXA_N	CLKOUTBP	CLKOUTBN	VSS	HSRXAN
B	INA1N	INA2P	VSS	VSS	OUTA1P	OUTA1N	VSS	TMS	PRBSEN	LS_OK_IN_A	VSS	HSRXAP
C	VSS	INA2N	VDDRA_LS	OUTA2P	OUTA2N	VSS	VDDO0	TDI	CLKOUTAP	CLKOUTAN	AMUXA	VSS
D	INA3P	VDDA_LS	VSS	AMUXB	VSS	TDO	VPP	TCK	LS_OK_OUT_A	VSS	VSS	HSTXAP
E	INA3N	VSS	OUTA3N	VSS	TRST_N	VDDD	DVDD	VDDD	LOSA	PRTAD0	VDDRA_HS	HSTXAN
F	VSS	VDDA_LS	OUTA3P	VDDT_LS	VSS	VDDD	DVDD	VSS	VDDT_HS	VSS	VDDA_HS	VSS
G	VSS	VDDA_LS	VSS	VDDT_LS	VSS	DVDD	VSS	DVDD	PRTAD1	VDDA_HS	VSS	HSRXBN
H	INB0P	VSS	OUTB0N	VSS	RESET_N	VDDD	DVDD	VDDD	LS_OK_OUT_B	REFCLKB_SEL	VSS	HSRXBP
J	INB0N	VDDA_LS	OUTB0P	PDTRXB_N	VSS	PRTAD3	MDIO	MDC	PRBS_PASS	GPI0	VDDRB_HS	VSS
K	VSS	INB1P	VDDRB_LS	OUTB1N	OUTB1P	VSS	VDDO1	LOSB	REFCLK1P	REFCLK1N	VSS	HSTXBP
L	INB2P	INB1N	VSS	VSS	OUTB2N	OUTB2P	VSS	LS_OK_IN_B	PRTAD2	TESTEN	VSS	HSTXBN
M	INB2N	VSS	INB3P	INB3N	VSS	OUTB3N	OUTB3P	PRTAD4	REFCLKA_SEL	REFCLK0P	REFCLK0N	VSS

Figure 2. The Pin-Out of the TLK10002 in a 13-mm x 13-mm 144-pin PBGA Package

PIN FUNCTIONS

The details of the pin functions of the TLK10002 device are provided in Table 1 and Table 2.

Table 1. Pin Description – Signal Pins

PIN		DIRECTION TYPE SUPPLY	DESCRIPTION
SIGNAL	BGA		
CHANNEL A			
HSTXAP HSTXAN	D12 E12	Output CML VDDA_HS	**Serial Transmit Channel A Output.** HSTXAP and HSTXAN comprise the high speed side transmit direction Channel A differential serial output signal. During device reset (RESET_N asserted low) these pins are driven differential zero. These CML outputs must be AC coupled.
HSRXAP HSRXAN	B12 A12	Input CML VDDA_HS	**Serial Receive Channel A Input.** HSRXAP and HSRXAN comprise the high speed side receive direction Channel A differential serial input signal. These CML input signals must be AC coupled.
INA[3:0]P/N	D1/E1 B2/C2 A1/B1 A4/A3	Input CML VDDA_LS	**Parallel Channel A Inputs.** INAP and INAN comprise the low speed side transmit direction Channel A differential input signals. Only INA[0] is used in the 1:1 mode, and only INA[1:0] are used in the 2:1 mode. These signals must be AC coupled.
OUTA[3:0]P/N	F3/E3 C4/C5 B5/B6 A6/A7	Output CML VDDA_LS	**Parallel Channel A Outputs.** OUTAP and OUTAN comprise the low speed side receive direction Channel A differential output signals. During device reset (RESET_N asserted low) these pins are driven differential zero. Only OUTA[0] is used in the 1:1 mode, and only OUTA[1:0] are used in the 2:1 mode. These signals must be AC coupled.
LOSA	E9	Output LVCMOS 1.5V/1.8V VDDO0 40Ω Driver	**Channel A Receive Loss Of Signal (LOS) Indicator.** LOSA=0: Signal detected. LOSA=1: Loss of signal. Loss of signal detection is based on the input signal level. When HSRXAP/N has a differential input signal swing of <75 mVpp, LOSA will be asserted (if enabled). Once asserted, the input signal has to be > 150 mVpp for this LOS to be deasserted. Other functions can be observed on LOSA in real-time, configured via MDIO. During device reset (RESET_N asserted low) this pin is driven low. During pin based power down (PDTRXA_N asserted low), this pin is floating. During register based power down (1.15 asserted high), this pin is floating. NOTE: It is highly recommended that LOSA be brought to an easily accessible point on the application board (header), in the event that debug is required.

Table 1. Pin Description – Signal Pins (continued)

PIN		DIRECTION TYPE SUPPLY	DESCRIPTION
SIGNAL	BGA		
REFCLKA_SEL	M9	Input LVCMOS 1.5V/1.8V VDDO0	**Reference Clock Select Channel A.** This input, when low, selects REFCLK0P/N as the clock reference to Channel A SERDES. When high, REFCLK1P/N is selected as the clock reference to Channel A SERDES. If software control is desired (register bit 1.1), this input signal should be tied low. See Figure 11 for more detail. Default reference clock for Channel A is REFCLK0P/N.
CLKOUTAP/N	C9/C10	Output CML DVDD	**Channel A High Speed Side Output Clock.** By default, this output is enabled and outputs the high speed side Channel A recovered byte clock (high speed line rate divided by 20). Optionally it can be configured to output the VCO clock divided by 2. Additional MDIO-selectable divide ratios of 1, 2, 4, 5, 8, 10, 16, 20, and 25 are available. See Figure 11. This CML output must be AC coupled. During device reset (RESET_N asserted low) these pins are driven differential zero. During pin based power down (PDTRXA_N and PDTRXB_N asserted low), these pins are floating. During register based power down (1.15 asserted high both channels), these pins are floating. Channel A high speed side recovered byte clock can also be directed to CLKOUTBP/N pins through the MDIO interface.
LS_OK_IN_A	B10	Input LVCMOS 1.5V/1.8V VDDO0	**Channel A Receive Lane Alignment Status Indicator.** Lane alignment status signal received from a Lane Alignment Slave on the link partner device. LS_OK_IN_A=0: Channel A Link Partner Receive lanes not aligned. LS_OK_IN_A=1: Channel A Link Partner Receive lanes aligned
LS_OK_OUT_A	D9	Output LVCMOS 1.5V/1.8V VDDO0 40Ω Driver	**Channel A Transmit Lane Alignment Status Indicator.** Lane alignment status signal sent to a Lane Alignment Master on the link partner device. LS_OK_OUT_A=0: Channel A Transmit lanes not aligned. LS_OK_OUT_A=1: Channel A Transmit lanes aligned.
PDTRXA_N	A8	Input LVCMOS 1.5V/1.8V VDDO0	**Transceiver Power Down.** When this pin is held low (asserted), Channel A is placed in power down mode. When deasserted, Channel A operates normally. After deassertion, a software data path reset must be issued through the MDIO interface.
CHANNEL B			
HSTXBP HSTXBN	K12 L12	Output CML VDDA_HS	**Serial Transmit Channel B Output.** HSTXBP and HSTXBN comprise the high speed side transmit direction Channel B differential serial output signal. During device reset (RESET_N asserted low) these pins are driven differential zero. These CML outputs must be AC coupled.
HSRXBP HSRXBN	H12 G12	Input CML VDDA_HS	**Serial Receive Channel B Input.** HSRXBP and HSRXBN comprise the high speed side receive direction Channel B differential serial input signal. These CML input signals must be AC coupled.
INB[3:0]P/N	M3/M4 L1/M1 K2/L2 H1/J1	Input CML VDDA_LS	**Parallel Channel B Inputs.** INBP and INBN comprise the low speed side transmit direction Channel B differential input signals. Only INB[0] is used in the 1:1 mode, and only INB[1:0] are used in the 2:1 mode. These signals must be AC coupled.
OUTB[3:0]P/N	M7/M6 L6/L5 K5/K4 J3/H3	Output CML VDDA_LS	**Parallel Channel B Outputs.** OUTBP and OUTBN comprise the low speed side receive direction Channel B differential output signals. During device reset (RESET_N asserted low) these pins are driven differential zero. Only OUTB[0] is used in the 1:1 mode, and only OUTB[1:0] are used in the 2:1 mode. These signals must be AC coupled.

Table 1. Pin Description – Signal Pins (continued)

PIN		DIRECTION TYPE SUPPLY	DESCRIPTION
SIGNAL	BGA		
LOSB	K8	Output LVCMOS 1.5V/1.8V VDDO1 40Ω Driver	**Channel B Receive Loss Of Signal (LOS) Indicator.** LOSB=0: Signal detected. LOSB=1: Loss of signal. Loss of signal detection is based on the input signal level. When HSRXBP/N has a differential input signal swing of <75 mVpp, LOSB will be asserted (if enabled). Once asserted, the input signal has to be > 150 mVpp for this LOS to be deasserted Other functions can be observed on LOSB in real-time, configured via MDIO. During device reset (RESET_N asserted low) this pin is driven low. During pin based power down (PDTRXB_N asserted low), this pin is floating. During register based power down (1.15 asserted high), this pin is floating. It is highly recommended that LOSB be brought to an easily accessible point on the application board (header), in the event that debug is required.
REFCLKB_SEL	H10	Input LVCMOS 1.5V/1.8V VDDO1	Reference Clock Select Channel B. This input, when low, selects REFCLK0P/N as the clock reference to Channel B SERDES. When high, REFCLK1P/N is selected as the clock reference to Channel B SERDES. If software control is desired (register bit 1.1), this input signal should be tied low. See Figure 11 for more detail. Default reference clock for Channel B is REFCLK0P/N.
CLKOUTBP/N	A9/A10	Output CML DVDD	**Channel B High Speed Side Output Clock.** By default, this output is enabled and outputs the high speed side Channel B recovered byte clock (high speed line rate divided by 20). Optionally it can be configured to output the VCO clock divided by 2. Additional MDIO-selectable divide ratios of 1, 2, 4, 5, 8, 10, 16, 20, and 25 are available. See Figure 11. This CML output must be AC coupled. During device reset (RESET_N asserted low) these pins are driven differential zero. During pin based power down (PDTRXA_N and PDTRXB_N asserted low), these pins are floating. During register based power down (1.15 asserted high both channels), these pins are floating. Channel B high speed side recovered byte clock can also be directed to CLKOUTAP/N pins through the MDIO interface.
LS_OK_IN_B	L8	Input LVCMOS 1.5V/1.8V VDDO1	**Channel B Receive Lane Alignment Status Indicator.** Lane alignment status signal received from a Lane Alignment Slave on the link partner device. LS_OK_IN_B=0: Channel B Link Partner Receive lanes not aligned. LS_OK_IN_B=1: Channel B Link Partner Receive lanes aligned
LS_OK_OUT_B	H9	Output LVCMOS 1.5V/1.8V VDDO1 40Ω Driver	**Channel B Transmit Lane Alignment Status Indicator.** Lane alignment status signal sent to a Lane Alignment Master on the link partner device. LS_OK_OUT_B=0: Channel B Transmit lanes not aligned. LS_OK_OUT_B=1: Channel B Transmit lanes aligned.
PDTRXB_N	J4	Input LVCMOS 1.5V/1.8V VDDO1	**Transceiver Power Down.** When this pin is held low (asserted), Channel B is placed in power down mode. When deasserted, Channel B operates normally. After deassertion, a software data path reset should be issued through the MDIO interface.
REFERENCE CLOCKS AND CONTROL AND MONITORING SIGNALS			
REFCLK0P/N	M10/M11	Input LVDS/ LVPECL DVDD	**Reference Clock Input Zero.** This differential input is a clock signal used as a reference to one or both channels. The reference clock selection is done through MDIO or REFCLKA_SEL and REFCLKB_SEL pins. This input signal **must** be AC coupled. If unused, REFCLK0P/N should be pulled down to GND through a shared 100 Ω resistor.
REFCLK1P/N	K9/K10	Input LVDS/ LVPECL DVDD	**Reference Clock Input One.** This differential input is a clock signal used as a reference to one or both channels. The reference clock selection is done through MDIO. This input signal **must** be AC coupled. If unused, REFCLK1P/N should be pulled down to GND through a shared 100 Ω resistor.
PRBSEN	B9	Input LVCMOS 1.5V/1.8V VDDO0	**Enable PRBS:** When this pin is asserted high, the internal PRBS generator and verifier circuits are enabled on both transmit and receive data paths on high speed and low speed sides of both channels. This signal is logically OR'd with MDIO register bits B.7:6, and B.13:12. PRBS 2^{31}-1 is selected by default, and can be changed through MDIO.

Table 1. Pin Description – Signal Pins (continued)

PIN		DIRECTION	DESCRIPTION
SIGNAL	BGA	TYPE SUPPLY	
PRBS_PASS	J9	Output LVCMOS 1.5V/1.8V VDDO1 40Ω Driver	**Receive PRBS Error Free (Pass) Indicator.** When PRBS test is enabled (PRBSEN=1): PRBS_PASS=1 indicates that PRBS pattern reception is error free. PRBS_PASS=0 indicates that a PRBS error is detected. The channel, high speed or low speed side, and lane (for low speed side) that this signal refers to is chosen through MDIO register bits 0.3:0. During device reset (RESET_N asserted low) this pin is driven low. During pin based power down (PDTRXA_N and PDTRXB_N asserted low), this pin is floating. During register based power down, this pin is floating. It is highly recommended that PRBS_PASS be brought to easily accessible point on the application board (header), in the event that debug is required.
PRTAD[4:0]	M8 J6 L9 G9 E10	Input LVCMOS 1.5V/1.8V VDDO[1:0]	**MDIO Port Address.** Used to select the MDIO port address. PRTAD[4:1] selects the MDIO port address. The TLK10002 has two different MDIO port addresses. Selecting a unique PRTAD[4:1] per TLK10002 device allows 16 TLK10002 devices per MDIO bus. Each channel can be accessed by setting the appropriate port address field within the serial interface protocol transaction. The TLK10002 will respond if the 4 MSB's of the port address field on MDIO protocol (PA[4:1]) matches PRTAD[4:1]. The LSB of port address field (PA[0]) determines which TLK10002 channel responds. Channel A responds when PA[0]=0 and Channel B responds when PA[0]=1. PRTAD[0] is not used functionally, but is present for device testability and compatibility with other devices in the family of products. PRTAD[0] should be grounded on the application board.
RESET_N	H5	Input LVCMOS 1.5V/1.8V VDDO1	**Low True Device Reset.** RESET_N must be held asserted (low logic level) for at least 10 µs after device power stabilization.
MDC	J8	Input LVCMOS with Hysteresis 1.5V/1.8V VDDO1	**MDIO Clock Input.** Clock input for the Clause 22 MDIO interface. Note that an external pullup is generally not required on MDC.
MDIO	J7	Input/Output LVCMOS 1.5V/1.8V VDDO1 25Ω Driver	**MDIO Data I/O.** MDIO interface data input/output signal for the Clause 22 MDIO interface. **This signal must be externally pulled up to VDDO, using a 2kΩ resistor.** During device reset (RESET_N asserted low) this pin is floating. During register based power down the management interface remains active for control register writes and reads. Certain status bits are not deterministic as their generating clock source may be disabled as a result of asserting either power down input signal. During pin based power down (PDTRXA_N and PDTRXB_N asserted low), this pin is floating. During register based power down (1.15 asserted high both channels), this pin is driven normally.
TDI	C8	Input LVCMOS 1.5V/1.8V VDDO0 (Internal Pullup)	**JTAG Input Data.** TDI is used to serially shift test data and test instructions into the device during the operation of the test port. In system applications where JTAG is not implemented, this input signal may be left floating. During pin based power down (PDTRXA_N **and** PDTRXB_N asserted low), this pin is not pulled up. During register based power down (1.15 asserted high both channels), this pin is pulled up.
TDO	D6	Output LVCMOS 1.5V/1.8V VDDO0 50Ω Driver	JTAG Output Data. TDO is used to serially shift test data and test instructions out of the device during operation of the test port. When the JTAG port is not in use, TDO is in a high impedance state. During device reset (RESET_N asserted low) this pin is floating. During pin based power down (PDTRXA_N and PDTRXB_N asserted low), this pin is floating. During register based power down (1.15 asserted high both channels), this pin is floating.

Table 1. Pin Description – Signal Pins (continued)

PIN		DIRECTION TYPE SUPPLY	DESCRIPTION
SIGNAL	BGA		
TMS	B8	Input LVCMOS 1.5V/1.8V VDDO0 (Internal Pullup)	**JTAG Mode Select.** TMS is used to control the state of the internal test-port controller. In system applications where JTAG is not implemented, this input signal can be left unconnected. During pin based power down (PDTRXA_N **and** PDTRXB_N asserted low), this pin is not pulled up. During register based power down (1.15 asserted high both channels), this pin is pulled up.
TCK	D8	Input LVCMOS with Hysteresis 1.5V/1.8V VDDO0	**JTAG Clock.** TCK is used to clock state information and test data into and out of the device during boundary scan operation. In system applications where JTAG is not implemented, this input signal should be grounded.
TRST_N	E5	Input LVCMOS 1.5V/1.8V VDDO0 (Internal Pulldown)	**JTAG Test Reset.** TRST_N is used to reset the JTAG logic into system operational mode. This input can be left unconnected in the application and is pulled down internally, disabling the JTAG circuitry. If JTAG is implemented on the application board, this signal should be deasserted (high) during JTAG system testing, and otherwise asserted (low) during normal operation mode. During pin based power down (PDTRXA_N and PDTRXB_N asserted low), this pin is not pulled down. During register based power down (1.15 asserted high both channels), this pin is pulled down.
TESTEN	L10	Input LVCMOS 1.5V/1.8V VDDO1	**Test Enable.** This signal is used during the device manufacturing process. It should be grounded through a resistor in the device application board. The application board should allow the flexibility of easily reworking this signal to a high level if device debug is necessary (by including an uninstalled resistor to VDDO).
GPI0	J10	Input LVCMOS 1.5V/1.8V VDDO1	**General Purpose Input Zero.** This signal is used during the device manufacturing process. It should be grounded through a resistor on the device application board. The application board should also allow the flexibility of easily reworking this signal to a high level if device debug is necessary (by including an uninstalled resistor to VDDO).
AMUXA	C11	Analog I/O	**SERDES Channel A Analog Testability I/O.** This signal is used during the device manufacturing process. It should be left unconnected in the device application.
AMUXB	D4	Analog I/O	**SERDES Channel B Analog Testability I/O.** This signal is used during the device manufacturing process. It should be left unconnected in the device application.

Table 2. Pin Description – Power Pins[1]

PIN		Type	DESCRIPTION
SIGNAL	BGA		
VDDA_LS/HS	D2, F2, G2, J2 / F11, G10	Power	**SERDES Analog Power.** VDDA_LS and VDDA_HS provide supply voltage for the analog circuits on the low-speed and high-speed sides respectively. 1.0V nominal. Can be tied together on the application board.
VDDT_LS/HS	F4, G4 / F9	Power	**SERDES Analog Power.** VDDT_LS and VDDT_HS provide termination and supply voltage for the analog circuits on the low-speed and high-speed sides respectively. 1.0V nominal. Can be tied together on the application board.
VDDD	E6, E8, F6, H6, H8	Power	**SERDES Digital Power.** VDDD provides supply voltage for the digital circuits internal to the SERDES. 1V nominal.
DVDD	E7, F7, G6, G8, H7	Power	**Digital Core Power.** DVDD provides supply voltage to the digital core. 1.0V nominal.
VDDRA_LS/HS	C3/E11	Power	**SERDES Analog Regulator Power.** VDDRA_LS and VDDRA_HS provide supply voltage for the internal PLL regulator for Channel A low speed and high speed sides respectively. 1.5V or 1.8V nominal.
VDDRB_LS/HS	K3/J11	Power	**SERDES Analog Regulator Power**. VDDRB_LS and VDDRB_HS provide supply voltage for the internal PLL regulator for Channel B low speed and high speed sides respectively. 1.5V or 1.8V nominal.
VDDO[1:0]	K7/C7	Power	**LVCMOS I/O Power.** VDDO0 and VDDO1 provide supply voltage for the LVCMOS inputs and outputs. 1.5V or 1.8V nominal. Can be tied together on the application board.
VPP	D7	Power	**Factory Program Voltage.** Used during device manufacturing. The application must connect this power supply directly to DVDD.
VSS	A2, A5, A11, B3, B4, B7, B11, C1, C6, C12, D3, D5, D10, D11, E2, E4, F1, F5, F8, F10, F12, G1, G3, G5, G7, G11, H2, H4, H11, J5, J12, K1, K6, K11, L3, L4, L7, L11, M2, M5, M12	Ground	**Ground.** Common analog and digital ground.

(1)   External AC-coupling is not needed if already included in the SFP+ module

FUNCTIONAL DESCRIPTION

The TLK10002 is a versatile high-speed transceiver device that is designed to perform various physical layer functions. It is equipped with a number of functions and testability features that make it easy to integrate the device in high-speed communications systems, especially in wireless infrastructure. The details of those features are discussed in this section.

Transmit (Low Speed to High Speed) Data Path

The TLK10002 transmit data path with the device configured to operate in the normal transceiver (mission) mode is as shown in Figure 3 and Figure 4. In this mode, 8B/10B encoded serial data (IN*P/N) in 2 or 4 lanes is received by the low speed side SERDES and deserialized into 10-bit parallel data for each lane. The data in each individual lane is then byte aligned (channel synchronized) and then 8B/10B decoded into 8-bit parallel data for each lane. The lane data is then lane aligned by the Lane Alignment Slave. 32-bits of lane aligned parallel data is subsequently fed into a transmit FIFO which delivers it to an 8B/10B encoder, 16 data bits at a time. The resulting 20-bit 8B/10B encoded parallel data is handed to the high speed side SERDES for serialization and output through the HSTX*P/N pins. This process is exactly the same for both Channel A and Channel B.


Figure 3. Transmit Data Path for the 2:1 Mode

Figure 4. Transmit Data Path for the 4:1 Mode

Receive (High Speed to Low Speed) Data Path

With the device configured to operate in the normal transceiver (mission) mode, the receive data path is as shown in Figure 6. 8B/10B encoded serial data (HSRX*P/N) is received by the high speed side SERDES and deserialized into 20-bit parallel data. The data is then byte aligned, 8B/10B decoded into 16-bit parallel data, and then delivered to a receive FIFO. The receive FIFO in turn delivers 32-bit parallel data to the Lane Alignment Master which splits the data into the same number of lanes as configured on the transmit data path. The lane data is then 8B/10B encoded and the resulting 10-bit parallel data for each lane is fed into the low speed side SERDES for serialization and output through the OUT*P/N pins. This process is exactly the same for both Channel A and Channel B.


Figure 5. Receive Data Path for the 2:1 Modes

Figure 6. Receive Data Path for the 4:1 Modes

1:1 Retime Mode

In the 1:1 Retime mode shown in Figure 7, the lane alignment and 8B/10B encoding/decoding blocks are not included in the data path. In the transmit data path, low speed side data received on the IN*0P/N pins is deserialized, phase corrected by the transmit FIFO, and serialized again before it is output through the HSTX*P/N pins. In the receive data path, high speed side data received on the HSRX*P/N pins is deserialized, phase corrected by the receive FIFO, and serialized again before it is output through the OUT*0P/N pins. All SERDES controls such as pre-emphasis, swing, equalizer in registers HS/LS_SERDES_CONTROL_*, and loopback modes are supported as in the 2:1 and 4:1 modes.


Figure 7. 1:1 Mode Transmit and Receive Data Paths

The 1:1 mode only uses lane 0 on the low speed side and is enabled by setting TX_MODE_SEL and RX_MODE_SEL to 1 (1.13:12 = 2'b11) per channel. The maximum data rate supported in the 1:1 mode is 5Gbps. The minimum data rate supported is 1Gbps. LS_OK_OUT_* status pin should be ignored. If needed for monitoring the link status, only PLL lock and LOS are relevant.

The latency measurement function is not supported in the 1:1 mode. In the 1:1 mode, the High Speed Channel Sync (register F.10) and Low Speed Lane 0 Channel Sync (register 15.8) are not part of their respective data paths.

In the 1:1 mode, the data path supports non-8B/10B encoded data, e.g. PRBS.

In this mode, any registers related to lane 1, 2, or 3 are not used or do not apply. In addition, the following registers do not apply:
- 1.11:8
- 9.8:4
- C, D, 15(except 15.10), 16, 17, 18, 1D
- F.14, F.10, F.8, F.3:2

Lane Alignment Scheme

Lower rate multi-lane serial signals per channel must be byte aligned and lane aligned such that high speed multiplexing (proper reconstruction of higher rate signal) is possible. For that reason, the TLK10002 implements a special lane alignment scheme on the low speed (LS) side.

During lane alignment, a proprietary pattern (or a custom comma compliant data stream) is sent by the LS transmitter to the LS receiver on each active lane. This pattern allows the LS receiver to both delineate byte boundaries within a lower speed lane and align bytes across the lanes (2 or 4) such that the original higher rate data ordering is restored.

Lane alignment completes successfully when the LS receiver asserts a "Link Status OK" signal monitored by the LS transmitter on the link partner device such as an FPGA. The TLK10002 sends out the "Link Status OK" signals through the LS_OK_OUT_A/B output pins, and monitors the "Link Status OK" signals from the link partner device through the LS_OK_IN_A/B input pins. If the link partner device does not need the TLK10002 Lane Align Master (LAM) to send proprietary lane alignment pattern, LS_OK_IN_A/B can be tied high on the application board.

The lane alignment scheme is activated under any of the following conditions:
- Device/System power up (after configuration/provisioning)
- Loss of channel synchronization assertion on any enabled LS lane
- Loss of signal assertion on any enabled LS lane
- LS SERDES PLL Lock indication deassertion
- After device configuration change
- After software determined LS 8B/10B decoder error rate threshold exceeded
- After device reset is deasserted
- Anytime the LS receiver deasserts "Link Status OK".
- Presence of reoccurring higher level / protocol framing errors

The block diagram of the lane alignment scheme is shown in Figure 8.

Figure 8. Block Diagram of the Lane Alignment Scheme

Lane Alignment Components

- Lane Alignment Master (LAM)
  - Responsible for generating proprietary LS lane alignment initialization pattern
  - Resides in the TLK10002 LS receiver (one instance in Channel A, one instance in Channel B)
    - Responsible for bringing up LS receive link for the data sent from the TLK10002 to a link partner device
    - Monitors the LS_OK_IN_A/B pins for "Link Status OK" signals sent from the Lane Alignment Slave (LAS) of the link partner device
  - Resides in the link partner device (one instance in Channel A, one instance in Channel B)
    - Responsible for bringing up LS transmit link for the data sent from the link partner device to the TLK10002
    - Monitors the "Link Status OK" signals sent from the LS_OK_OUT_A/B pins of the Lane Alignment Slave (LAS) of the TLK10002
- Lane Alignment Slave (LAS)
  - Responsible for monitoring the LS lane alignment initialization pattern
  - Performs channel synchronization per lane (2 or 4 lanes) through byte rotation
  - Performs lane alignment and realignment of bytes across lanes
  - Resides in the TLK10002 LS receiver (one instance in Channel A, one instance in Channel B)
    - Generates the "Link Status OK" signal for the LAM on the link partner device
  - Resides in the link partner device (one instance in Channel A, one instance in Channel B)
    - Generates the "Link Status OK" signal for the LAM on the TLK10002 device.

Lane Alignment Operation

During lane alignment, the LS transmitter (LAM) sends a repeating pattern of 49 characters (control + data) simultaneously across all enabled LS lanes. These simultaneous streams are then encoded by 8B/10B encoders in parallel. The proprietary lane alignment pattern consists of the following characters:

/K28.5/ (CTL=1, Data=0xBC)

Repeat the following sequence of 12 characters four times:

/D30.5/ (CTL=0, Data=0xBE)
/D23.6/ (CTL=0, Data=0xD7)
/D3.1/ (CTL=0, Data=0x23)
/D7.2/ (CTL=0, Data=0x47)
/D11.3/ (CTL=0, Data=0x6B)
/D15.4/ (CTL=0, Data=0x8F)
/D19.5/ (CTL=0, Data=0xB3)
/D20.0/ (CTL=0, Data=0x14)
/D30.2/ (CTL=0, Data=0x5E)
/D27.7/ (CTL=0, Data=0xFB)
/D21.1/ (CTL=0, Data=0x35)
/D25.2/ (CTL=0, Data=0x59)

The above 49-character sequence is repeated until LS_OK_IN_A/B is asserted. Once LS_OK_IN_A/B is asserted, the LAM resumes transmitting traffic received from the high speed side SERDES immediately.

The TLK10002 performs lane alignment across the lanes similar in fashion to the IEEE 802.3ae-2002 (XAUI) specification. XAUI only operates across 4 lanes while LAS operates with 2 or 4 lanes. The lane alignment state machine is shown in Figure 9. The comma (K28.5) character is used for lane to lane alignment instead of XAUI's /A/ character.

Lane alignment checking is not performed by the LAS after lane alignment is achieved. After LAM detects that the LS_OK_IN_A/B signal is asserted, normal system traffic is carried instead of the proprietary lane alignment pattern.

Channel Synchronization is performed during lane alignment and normal system operation.

Figure 9. Lane Alignment State Machine

Channel Synchronization

The TLK10002 performs channel synchronization per lane as per IEEE802.3-2002 Figure 36–9 Synchronization state diagram and as shown in the flowchart of Figure 10.


Figure 10. Channel Synchronization Flowchart

Line Rate, SERDES PLL Settings, and Reference Clock Selection

The TLK10002 includes internal low-jitter high quality oscillators that are used as frequency multipliers for the low speed and high speed SERDES and other internal circuits of the device. Specific MDIO registers are available for SERDES rate and PLL multiplier selection to match line rates and reference clock (REFCLK0/1) frequencies for various applications.

The external differential reference clock has a large operating frequency range allowing support for many different applications. The reference clock frequency must be within 200 PPM of the incoming serial data rate (±100 PPM of nominal data rate), and have less than 40ps of jitter. The following table shows a summary of line rates and reference clock frequencies used for CPRI/OBSAI for the 1:1, 2:1, and 4:1 operation modes.

Table 3. Specific Line Rate Selection for the 1:1 Operation Mode

LOW SPEED SIDE				HIGH SPEED SIDE			
LINE RATE (Mbps)	SERDES PLL MULTIPLIER	RATE	REFCLKP/N (MHz)	LINE RATE (Mbps)	SERDES PLL MULTIPLIER	RATE	REFCLKP/N (MHz)
4915.2	20	Full	122.88	4915.2	20	Half	122.88
3840	12.5	Full	153.6	3840	12.5	Half	153.6
3072	10	Full	153.6	3072	10	Half	153.6
2457.6	8/10	Full	153.6/122.88	2457.6	16/20	Quarter	153.6/122.88
1920	12.5	Half	153.6	1920	12.5	Quarter	153.6
1536	10	Half	153.6	1536	10	Quarter	153.6
1228.8	8/10	Half	153.6/122.88	1228.8	16/20	Eighth	153.6/122.88

Table 4. Specific Line Rate Selection for the 2:1 Operation Mode

LOW SPEED SIDE				HIGH SPEED SIDE			
LINE RATE (Mbps)	SERDES PLL MULTIPLIER	RATE	REFCLKP/N (MHz)	LINE RATE (Mbps)	SERDES PLL MULTIPLIER	RATE	REFCLKP/N (MHz)
4915.2	20	Full	122.88	9830.4	20	Full	122.88
3840	12.5	Full	153.6	7680	12.5	Full	153.6
3072	10	Full	153.6	6144	10	Full	153.6
2457.6	8/10	Full	153.6/122.88	4915.2	16/20	Half	153.6/122.88
1920	12.5	Half	153.6	3840	12.5	Half	153.6
1536	10	Half	153.6	3072	10	Half	153.6
1228.8	8/10	Half	153.6/122.88	2457.6	16/20	Quarter	153.6/122.88
768	10	Quarter	153.6	1536	10	Quarter	153.6
614.4	8/10	Quarter	153.6/122.88	1228.8	16/20	Eighth	153.6/122.88

Table 5. Specific Line Rate Selection for the 4:1 Operation Mode

LOW SPEED SIDE				HIGH SPEED SIDE			
LINE RATE (Mbps)	SERDES PLL MULTIPLIER	RATE	REFCLKP/N (MHz)	LINE RATE (Mbps)	SERDES PLL MULTIPLIER	RATE	REFCLKP/N (MHz)
2457.6	8/10	Full	153.6/122.88	9830.4	16/20	Full	153.6/122.88
1536	10	Half	153.6	6144	10	Full	153.6
1228.8	8/10	Half	153.6/122.88	4915.2	16/20	Half	153.6/122.88
768	10	Quarter	153.6	3072	10	Half	153.6
614.4	8/10	Quarter	153.6/122.88	2457.6	16/20	Quarter	153.6/122.88

The above tables indicate two possible reference clock frequencies for CPRI/OBSAI applications: 153.6MHz and 122.88MHz, which can be used based on the application preference. The SERDES PLL Multiplier (MPY) has been given for each reference clock frequency respectively. For each channel, the low speed side and the high speed side SERDES use the same reference clock frequency. Note that Channel A and B are independent and their application rates and references clocks are separate.

For other line rates not shown in Table 4 and Table 5, valid reference clock frequencies can be selected with the help of the information provided in Table 6 and Table 7 for the low speed side and high speed side SERDES. **The reference clock frequency has to be the same for the two SERDES and must be within the specified valid ranges for different PLL multipliers.**

Table 6. Line Rate and Reference Clock Frequency Ranges for the Low Speed Side SERDES

SERDES PLL MULTIPLIER (MPY)	REFERENCE CLOCK (MHz)		FULL RATE (Gbps)		HALF RATE (Gbps)		QUARTER RATE (Gbps)	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
4	250	425	2	3.4	1	1.7	0.5	0.85
5	200	425	2	4.25	1	2.125	0.5	1.0625
6	166.667	416.667	2	5	1	2.5	0.5	1.25
8	125	312.5	2	5	1	2.5	0.5	1.25
10	122.88	250	2.4576	5	1.2288	2.5	0.6144	1.25
12	122.88	208.333	2.94912	5	1.47456	2.5	0.73728	1.25
12.5	122.88	200	3.072	5	1.536	2.5	0.768	1.25
15	122.88	166.667	3.6864	5	1.8432	2.5	0.9216	1.25
20	122.88	125	4.9152	5	2.4576	2.5	1.2288	1.25
RateScale: Full Rate = 0.5, Half Rate = 1, Quarter Rate = 2								

Table 7. Line Rate and Reference Clock Frequency Ranges for the High Speed Side SERDES

SERDES PLL MULTIPLIER (MPY)	REFERENCE CLOCK (MHz)		FULL RATE (Gbps)		HALF RATE (Gbps)		QUARTER RATE (Gbps)		EIGHTH RATE (Gbps)	
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
4	375	425	6	6.8	3	3.4	1.5	1.7		
5	300	425	6	8.5	3	4.25	1.5	2.125	1	1.0625
6	250	416.667	6	10	3	5	1.5	2.5	1	1.25
8	187.5	312.5	6	10	3	5	1.5	2.5	1	1.25
10	150	250	6	10	3	5	1.5	2.5	1	1.25
12	125	208.333	6	10	3	5	1.5	2.5	1	1.25
12.5	153.6	200	7.68	10	3.84	5	1.92	2.5	1	1.25
15	122.88	166.667	7.3728	10	3.6864	5	1.8432	2.5	1	1.25
16	122.88	156.25	7.864	10	3.932	5	1.966	2.5	1	1.25
20	122.88	125	9.8304	10	4.9152	5	2.4576	2.5	1.2288	1.25
RateScale: Full Rate = 0.25, Half Rate = 0.5, Quarter Rate = 1, Eighth Rate = 2										

For example, in the 2:1 operation mode, if the low speed side line rate is 1.987Gbps, the high-speed side line rate will be 3.974Gbps. The following steps can be taken to make a reference clock frequency selection:

1. Determine the appropriate SERDES rate modes that support the required line rates. Table 6 shows that the 1.987Gbps line rate on the low speed side is only supported in the half rate mode (RateScale = 1). Table 7 shows that the 3.974Gbps line rate on the high speed side is only supported in the half rate mode (RateScale = 0.5).

2. For each SERDES side, and for all available PLL multipliers (MPY), compute the corresponding reference clock frequencies using the formula:

   Reference Clock Frequency = (LineRate x RateScale)/MPY

   The computed reference clock frequencies are shown in Table 8 along with the valid minimum and maximum frequency values.

3. Mark all the common frequencies that appear on both SERDES sides. Note and discard all those that fall outside the allowed range. In this example, the common frequencies are highlighted in Table 8.

4. Select any of the remaining marked common reference clock frequencies. Higher reference clock frequencies are generally preferred. In this example, any of the following reference clock frequencies can be selected: 397.4MHz, 331.167MHz, 248.375MHz, 198.7MHz, 165.583MHz, 158.96MHz, and 132.467MHz.

Table 8. Reference Clock Frequency Selection Example

LOW SPEED SIDE SERDES					HIGH SPEED SIDE SERDES			
SERDES PLL MULTIPLIER	REFERENCE CLOCK FREQUENCY (MHz)				SERDES PLL MULTIPLIER	REFERENCE CLOCK FREQUENCY (MHz)		
	COMPUTED	MIN	MAX			COMPUTED	MIN	MAX
4	496.750	250	425		4	496.750	250	425
5	397.400	200	425		5	397.400	200	425
6	331.167	166.667	416.667		6	331.167	166.667	416.667
8	248.375	125	312.5		8	248.375	125	312.5
10	198.700	122.88	250		10	198.700	122.88	250
12	165.583	122.88	208.333		12	165.583	122.88	208.333
12.5	158.960	122.88	200		12.5	158.960	122.88	200
15	132.467	122.88	166.667		15	132.467	122.88	166.667
20	99.350	122.88	125		20	99.350	122.88	125

Clocking Architecture

A simplified clocking architecture for the TLK10002 is captured in Figure 11. Each channel (Channel A or Channel B) has an option of operating with a differential reference clock provided either on pins REFCLK0P/N or REFCLK1P/N. The choice is made either through MDIO or through REFCLKA_SEL and REFCLKB_SEL pins. The reference clock frequencies for those two clock inputs can be different as long as they fall under the valid ranges shown in Table 7. For each channel, the low speed side SERDES, high speed side SERDES and the associated part of the digital core operate from the same reference clock.

The clock and data recovery (CDR) function of the high speed side receiver recovers the clock from the incoming serial data. The high speed side SERDES makes available two versions of clocks for further processing:

1. HS_RXBCLK_A/B: recovered byte clock synchronous with incoming serial data and with a frequency matching the incoming line rate divided by 20.
2. VCO_CLOCK_A/B_DIV2: VCO frequency divided by 2. (VCO frequency = REFCLK x PLL Multiplier).

The above-mentioned clocks can be output through the differential pins, CLKOUTAP/N and CLKOUTBP/N, with optional frequency division ratios of 1, 2, 4, 5, 8, 10, 16, 20, or 25. The clock output options are software controlled through the MDIO interface register bits 1.3:2, and 1.7:4. The maximum CLKOUT frequency is 500MHz.

Figure 11. Clocking Architecture

Loopback Modes

The TLK10002 provides two high speed side (remote) and two low speed side (local) loopback modes for self-test and system diagnostic purposes. The details of those loopback modes are discussed below.

Deep Remote Loopback

The deep remote loopback is as shown Figure 12 for Channel A. The configuration is the same for Channel B. The loopback mode is activated and configured through the MDIO interface. In this loopback mode, the data is accepted on the high speed side receive SERDES pins (HSRXAP/N or HSRXBP/N), traverses the entire receive data path excluding the CML driver and receive sense amps on the low speed side SERDES, returned through the entire transmit data path and sent out through the high speed side transmit SERDES pins (HSTXAP/N or HSTXBP/N).

The low speed side outputs on OUTA*P/N or OUTB*P/N pins are still available for monitoring. See MDIO register bit 6.7 for more information. The OUTA*P/N and OUTB*P/N pins must be correctly terminated.

The link partner connected through INA*P/N or INB*P/N pins must be electrically idle at differential zero with P and N signals at the same voltage. The TLK10002 device needs some time for lane alignment before passing traffic. The LS_OK_IN_A/B signal is ignored as the device is internally listening to the local LS_OK_OUT_A/B.

Figure 12. Deep Remote Loopback

Shallow Remote Loopback and Serial Retime

The shallow remote loopback is as shown in Figure 13 for Channel A. The configuration is the same for Channel B. The loopback mode is activated and configured through the MDIO interface. In this loopback mode, the data is accepted on the high speed side receive SERDES pins (HSRXAP/N or HSRXBP/N), traverses the receive data path and looped back before the low speed SERDES, returned through the transmit data path and sent out through the high speed side transmit SERDES pins (HSTXAP/N or HSTXBP/N).

The low speed side transmit path SERDES can be optionally enabled or disabled but the PLL needs to be enabled to provide the required clock.

The low speed side outputs on OUTA*P/N or OUTB*P/N pins are still available for monitoring. The OUTA*P/N and OUTB*P/N pins must be correctly terminated. The TLK10002 device needs some time for lane alignment before passing traffic. The LS_OK_IN_A/B signal is ignored as the device is internally listening to the local LS_OK_OUT_A/B.

This loopback mode can be used for high speed serial retime operation.

Figure 13. Shallow Remote Loopback

Deep Local Loopback

The deep local loopback mode is as shown in Figure 14 for Channel A. The configuration is the same for Channel B. The loopback mode is activated and configured through the MDIO interface. In this loopback mode, the data is accepted on the low speed side SERDES pins (INA*P/N or INB*P/N), traverses the entire transmit data path excluding the CML driver, returned through the entire receive data path and sent out through the low speed side SERDES pins (OUTA*P/N or OUTB*P/N). The TLK10002 device needs some time for lane alignment before passing traffic. The high speed side outputs on HSTXAP/N or HSTXBP/N pins are available for monitoring.

Figure 14. Deep Local Loopback

Shallow Local Loopback

The shallow local loopback mode is as shown in Figure 15 for Channel A. The configuration is the same for Channel B. The loopback mode is activated and configured through the MDIO interface. In this loopback mode, the data is accepted on the low speed side SERDES pins (INA x P/N or INB x P/N), traverses the entire transmit data path excluding the high speed side SERDES, returned through the entire receive data path and sent out through the low speed side SERDES pins (OUTA x P/N or OUTB x P/N). The TLK10002 device needs some time for lane alignment before passing traffic. The high speed side outputs on HSTXAP/N or HSTXBP/N pins are available for monitoring.


Figure 15. Shallow Local Loopback

Test Pattern Generation and Verification

The TLK10002 has an extensive suite of built in test functions to support system diagnostic requirements. Each channel has sets of internal test pattern generators and verifiers.

Several patterns can be selected via the MDIO interface that offer extensive test coverage. The low speed side supports generation and verification of pseudo-random bit sequence (PRBS) 2^7-1, 2^{23}-1, and 2^{31}-1 patterns. In addition to those PRBS patterns, the high speed side supports High-frequency (HF), Low-frequency (LF), Mixed-frequency (MF), and continuous random test pattern (CRPAT) long/short pattern generation and verification as defined in Annex 48A of the IEEE Standard 802.3ae-2002. Use of CRPAT verifier requires checking TPsync (MDIO register bit F.15).

The TLK10002 provides two pins: PRBSEN and PRBS_PASS, for additional and easy control and monitoring of PRBS pattern generation and verification. When the PRBSEN is asserted high, the internal PRBS generator and verifier circuits are enabled on both transmit and receive data paths on high speed and low speed sides of both channels. This signal is logically OR'd with an MDIO register bits B.7:6 and B.13:12.

PRBS 2^{31}-1 is selected by default, and can be changed through MDIO.

When PRBS test is enabled (PRBSEN=1):

- PRBS_PASS=1 indicates that PRBS pattern reception is error free.
- PRBS_PASS=0 indicates that a PRBS error is detected. The channel, the side (high speed or low speed), and the lane (for low speed side) that this signal refers to is chosen through MDIO register bit 0.3:0.

Latency Measurement Function

The TLK10002 includes a latency measurement function to support CPRI and OBSAI base station applications. There are two start and two stop locations for the latency counter as shown in Figure 16 for Channel A. The start and stop locations are selectable through MDIO register bits 0x16.7 and 0x16.6 respectively. The elapsed time from a comma detected at an assigned counter start location of a particular channel to a comma detected at an assigned counter stop location of the same channel is measured and reported through the MDIO interface. The function operates on one channel at a time. The following three control characters (containing commas) are monitored:

1. K28.1 (control = 1, data = 0x3C)
2. K28.5 (control = 1, data = 0xBC)
3. K28.7 (control = 1, data = 0xFC).

The first comma found at the assigned counter start location will start up the latency counter. The first comma detected at the assigned counter stop location will stop the latency counter. The 20-bit latency counter result of this measurement is readable through the MDIO interface through register bits 0x17.3:0 and 0x18.15:0. The accuracy of the measurement is a function of the serial bit rate at which the channel being measured is operating. The register will return a value of 0xFFFF if the duration between transmit and receive comma detection exceeds the depth of the counter. Only one measurement value is stored internally until the 20-bit results counter is read. The counter will return zero in cases where a transmit comma was never detected (indicating the results counter never began counting).

Figure 16. Location of TX and RX Comma Character Detection (Only Channel A Shown)

In high speed side SERDES full rate mode, the latency measurement function runs off of an internal clock whose rate is equal to the transmit serial bit rate divided by 8. In half rate mode, the latency measurement function runs off of an internal clock whose rate is equal to the serial bit rate divided by 4. In quarter rate mode, the latency measurement function runs off of an internal clock whose rate is equal to the serial bit rate divided by 2. In eighth rate mode, the latency measurement function runs off of a clock whose rate is equal to the serial bit rate.

The latency measurement does not include the low speed side transmit SERDES blocks contribution as well as part of the channel synchronization block. The latency introduced by these blocks can be estimated to be up to (18 + 10) x N high speed side unit intervals (UIs), where the multiplex factor N is equal to 2 (in 2:1 mode) or 4 (in 4:1 mode). The latency measurement also doesn't account for the low speed side receive SERDES contribution which is estimated to be up to 20 x N high speed side UIs. The latency contributions of various sections of the TLK10002 device are shown in Figure 15. Overall, the transmit data path full rate latency contribution is estimated to be between 462UI and 602UI for the 2:1 mode, and between 798UI and 1058UI for the 4:1 mode. The respective numbers for the receive data path are between 300UI and 403UI for the 2:1 mode and between 440UI and 623UI for the 4:1 mode.

The latency measurement accuracy in all cases is equal to plus or minus one latency measurement clock period. The measurement clock can be divided down if a longer duration measurement is required, in which case the accuracy of the measurement is accordingly reduced. The high speed latency measurement clock is divided by either 1, 2, 4, or 8 via register 0x16 bits 5:4. The measurement clock used is always selected by the channel under test. The high speed latency measurement clock may only be used when operating at one of the serial rates specified in the CPRI/OBSAI specifications. It is also possible to run the latency measurement function off of the recovered byte clock for the channel under test (and gives a latency measurement clock frequency equal to the serial bit rate divided by 20) via register 0x16 bit 2 (where the register 0x16 bits 5:4 divider value setting is ignored).

The accuracy for the standard based CPRI/OBSAI application rates is shown in Table 9, and assumes the latency measurement clock is not divided down per user selection (division is required to measure a duration greater than 682μs). For each division of two in the measurement clock, the accuracy is also reduced by a factor of two.

To use the latency measurement feature, follow this procedure:

1. Provision stopwatch clock frequency (divide by N), channel select, and start or stop location through the LATENCY_MEASURE_CONTROL register (0x16) and enable the stopwatch clock. In choosing a divider, note that the frequency of the divided clock should not be slower than the internal high speed byte clock.

2. Read status register 18.15:0 to clear and reset delay stopwatch.

3. Send comma pattern (after lane alignment has been achieved and the link status is OK).

4. Poll bit 17.4 until it is asserted.

5. Read the start and stop comma location and the lane align pointer values indicating relative skew among the lanes of the selected channel. These may need to be processed together with the stopwatch counter values for more accurate latency analysis.

6. Read counter status values. The four MSB in bits 17.3:0 should be read first, followed by the LSBs in 18.15:0. If the value is 0, then the comma was never detected. If the value is at its maximum, the delay was too long for the counter's range. If this happens, decrease the measurement clock frequency and repeat the measurement.

7. Once the lower 16 bits at 18.15:0 are read, the delay stopwatch is reset and 17.4 is cleared. The comma location latch registers are cleared too. To do a new measurement, start again from step (3) for the same channel and from step (1) if a different channel is desired.

8. Take the counter value and multiply it with the latency clock period divided by 2. This will provide the absolute latency period.

NOTE: Latency numbers represent no external skew between lanes. External lane skew will increase overall latency. TX Datapath latency includes 20xN UI of variance due to deserialization and channel sync.

Figure 17. Latency Variance and Contributions (Only Channel A Shown)

Table 9. CPRI/OBSAI Latency Measurement Function Accuracy
(Undivided Measurement Clock)

LINE RATE (Gbps)	RATE	LATENCY CLOCK FREQUENCY (GHz)	ACCURACY (± ns)
1.2288	Eighth	1.2288	0.8138
1.536	Quarter	0.768	1.302
2.4576	Quarter	1.2288	0.8138
3.072	Half	0.768	1.302
3.84	Half	0.96	1.0417
4.9152	Half	1.2288	0.8138
6.144	Full	0.768	1.302
7.68	Full	0.96	1.0417
9.8304	Full	1.2288	0.8138

Power Down Mode

The TLK10002 can be put in power down either through device inputs pins or through MDIO control register (1.15).

PDTRXA_N: Active low, powers down channel A.
PDTRXB_N: Active low, powers down channel B.

The MDIO management serial interface remains operational when in register based power down mode (1.15 asserted for both channels), but status bits may not be valid since the clocks are disabled. The low speed side and high speed side SERDES outputs are high impedance when in power down mode. Please see the detailed per pin description for the behavior of each device I/O signal during pin based and register based power down.

High Speed CML Output

The high speed data output driver is implemented using Current Mode Logic (CML) with integrated pull up resistors, requiring no external components. The transmit outputs must be AC coupled.


Figure 18. Example of High Speed I/O AC Coupled Mode (Channel A HS Side is Shown)

Current Mode Logic (CML) drivers often require external components. The disadvantage of the external component is a limited edge rate due to package and line parasitic. The CML driver on TLK10002 has on-chip 50Ω termination resistors terminated to VDDT, providing optimum performance for increased speed requirements. The transmitter output driver is highly configurable allowing output amplitude and de-emphasis to be tuned to a channel's individual requirements. Software programmability allows for very flexible output amplitude control. Only AC coupled output mode is supported.

When transmitting data across long lengths of PCB trace or cable, the high frequency content of the signal is attenuated due to the skin effect of the media. This causes a "smearing" of the data eye when viewed on an oscilloscope. The net result is reduced timing margins for the receiver and clock recovery circuits. In order to provide equalization for the high frequency loss, 3-tap finite impulse response (FIR) transmit de-emphasis is implemented. A highly configurable output driver maximizes flexibility in the end system by allowing de-emphasis and output amplitude to be tuned to a channel's individual requirements. Output swing is controlled via MDIO.

Figure 27 illustrates the output waveform flexibility. The level of de-emphasis is programmable via the MDIO interface through control registers (5.7:4 and 5.12:8) through pre-cursor and post-cursor settings. Users can control the strength of the de-emphasis to optimize for a specific system requirement.

High Speed Receiver

The high speed receiver is differential CML with internal termination resistors. The receiver requires AC coupling. The termination impedances of the receivers are configured as 100 Ohms with the center tap weakly tied to 0.8*VDDT with a capacitor to create an AC ground.

TLK10002 serial receivers incorporate adaptive equalizers. This circuit compensates for channel insertion loss by amplifying the high frequency components of the signal, reducing inter-symbol interference. Equalization can be enabled or disabled via register settings. Both the gain and bandwidth of the equalizer are controlled by the receiver equalization logic.

Loss of Signal Indication (LOS)

Loss of input signal detection is based on the voltage level of each serial input signal INA x P/N, INB x P/N, HSRXAP/N, and HSRXBP/N. When LOS indication is enabled and a channel's differential serial receive input level is < 75mVpp, that channel's respective LOS indicator (LOSA or LOSB) will be asserted (high true). If the input signal is >150mVpp, the LOS indicator will be deasserted (low false). Outside of these ranges, the LOS indication is undefined. The LOS indicators are also directly readable through the MDIO interface.

The following additional critical status conditions can be combined with the loss of signal condition enabling additional real-time status signal visibility on the LOSA and LOSB outputs per channel:

1. Loss of Channel Synchronization Status – Logically OR'd with LOS condition(s) when enabled. Loss of channel synchronization can be optionally logically OR'd (disabled by default) with the internally generated LOS condition (per channel).

2. Loss of PLL Lock Status on LS and HS sides – Logically OR'd with LOS condition(s) when enabled. The internal PLL loss of lock status bit is optionally OR'd (disabled by default) with the other internally generated loss of signal conditions (per channel).

3. Receive 8B/10B Decode Error (Invalid Code Word or Running Disparity Error) – Logically OR'd with LOS condition(s) when enabled. The occurrence of an 8B/10B decode error (invalid code word or disparity error) is optionally OR'd (disabled by default) with the other internally generated loss of signal conditions (per channel).

4. AGCLOCK (Active Gain Control Currently Locked) – Inverted and Logically OR'd with LOS condition(s) when enabled. HS RX SERDES adaptive gain control unlocked indication is optionally OR'd (disabled by default) with the other internally generated loss of signal conditions (per channel).

5. AZDONE (Auto Zero Calibration Done) – Inverted and Logically OR'd with LOS conditions(s) when enabled. HS RX SERDES auto-zero not done indication is optionally OR'd (disabled by default) with the other internally generated loss of signal conditions (per channel).

Figure 19 shows the detailed implementation of the LOSA signal along with the associated MDIO control registers.

NOTE: LOSA is asserted (driven high) duriing a failing condition, and deasserted (driven low) otherwise. Any combinations of status signals may be enabled onto LOSA/B on MDIO register bits indicated above. LOSB circuit is similar.

Figure 19. LOSA – Logic Circuit Implementation

MDIO Management Interface

The TLK10002 supports the Management Data Input/Output (MDIO) Interface as defined in Clause 22 of the IEEE 802.3 Ethernet specification. The MDIO allows register-based management and control of the serial links.

The MDIO Interface consists of a bi-directional data path (MDIO) and a clock reference (MDC). The port address is determined by control pins PRTAD[4:0] as described in Table 1.

In Clause 22, the top 4 control pins PRTAD[4:1] determine the device port address. In this mode the 2 individual channels in TLK10002 are classified as 2 different ports. So for any PRTAD[4:1] value there will be 2 ports per TLK10002.

TLK10002 will respond if the 4 MSB's of PHY address field on MDIO protocol (PA[4:1]) matches PRTAD[4:1]. The LSB of PHY address field (PA[0]) will determine which channel/port within TLK10002 to respond to.

If PA[0] = 1'b0, TLK10002 Channel A will respond.
If PA[0] = 1'b1, TLK10002 Channel B will respond.

Write transactions which address an invalid register or device or a read only register will be ignored. Read transactions which address an invalid register will return a 0.

MDIO Protocol Timing

The Clause 22 timing required to read from the internal registers is shown in Figure 20. The Clause 22 timing required to write to the internal registers is shown in Figure 21.

(1) Note that the 1 in the Turn Around section is externally pulled up, and driven to Z by TLK10002.

Figure 20. CL22 - Management Interface Read Timing

Figure 21. CL22 - Management Interface Write Timing

Clause 22 Indirect Addressing

The TLK10002 Register space is divided into two register groups. One register group can be addressed directly through Clause 22, and one register group can be addressed indirectly through Clause 22. The register group which can be addressed through Clause 22 indirectly is implemented in the vendor specific register space (16'h8000 onwards). Due to Clause 22 register space limitations, an indirect addressing method is implemented so that this extended register space can be accessed through Clause 22. To access this register space (16'h8000 onwards), an address control register (Reg 30, 5'h1E) should be written with the register address followed by a read/write transaction to address data register (Reg 31, 5'h1F) to access the contents of the address specified in address control register.

The following timing diagrams illustrate an example write transaction to Register 16'h8000 using indirect addressing in Clause 22.

Figure 22. CL22 – Indirect Address Method – Address Write

Figure 23. CL22 - Indirect Address Method – Data Write

The following timing diagrams illustrate an example read transaction to read contents of Register 16'h8000 using indirect addressing in Clause 22.

Figure 24. CL22 - Indirect Address Method – Address Write

(1) Note that the 1 in the Turn Around section is externally pulled up, and driven to Zero by TLK10002.

Figure 25. CL22 - Indirect Address Method – Data Read

The IEEE 802.3 Clause 22 specification defines many of the registers, and additional registers have been implemented for expanded functionality.

PROGRAMMERS' REFERENCE

The following registers can be addressed directly through MDIO Clause 22. Channel identification is based on PHY (Port) address field. Channel A can be accessed by setting LSB of PHY address to 0. Channel B can be accessed by setting LSB of PHY address to 1. Control registers 0x01 through 0x0E are specific to the channel addressed. Status registers 0x0F through 0x15, and 0x1D report the status of the channel addressed. The rest are global control/status registers and are channel independent. Please note that the N.x:y register numbering format is used in this document, where N is a hexadecimal register number, and x:y is a register bit number range in decimal format. For example, B.10:8 denotes bits 10, 9, and 8 of register address 0x0B.

REGISTER BIT DEFINITIONS

RW: Read-Write

User can write 0 or 1 to this register bit. Reading this register bit returns the same value that has been written.

RW/SC: Read-Write Self-Clearing

User can write 0 or 1 to this register bit. Writing a "1" to this register creates a high pulse. Reading this register bit always returns 0.

RO: Read-Only

This register can only be read. Writing to this register bit has no effect. Reading from this register bit returns its current value.

RO/LH: Read-Only Latched High

This register can only be read. Writing to this register bit has no effect. Reading a "1" from this register bit indicates that either the condition is occurring or it has occurred since the last time it was read. Reading a "0" from this register bit indicates that the condition is not occurring presently, and it has not occurred since the last time the register was read. A latched high register, when read high, should be read again to distinguish if a condition occurred previously or is still occurring. If it occurred previously, the second read will read low. If it is still occurring, the second read will read high. Reading this register bit automatically resets its value to 0.

RO/LL: Read-Only Latched Low

This register can only be read. Writing to this register bit has no effect. Reading a "0" from this register bit indicates that either the condition is occurring or it has occurred since the last time it was read. Reading a "1" from this register bit indicates that the condition is not occurring presently, and it has not occurred since the last time the register was read. A latched low register, when read low, should be read again to distinguish if a condition occurred previously or is still occurring. If it occurred previously, the second read will read high. If it is still occurring, the second read will read low. Reading this register bit automatically sets its value to 1.

COR: Clear-On-Read

This register can only be read. Writing to this register bit has no effect. Reading from this register bit returns its current value, then resets its value to 0.

GLOBAL_CONTROL_1 — Address: 0x00 Default: 0x0600

BIT(s)	NAME	DESCRIPTION	ACCESS
0.15	GLOBAL_RESET	Global reset (Channel A & B). 0 = Normal operation (Default 1'b0) 1 = Resets TX and RX datapath including MDIO registers. Equivalent to asserting RESET_N.	RW SC[1]
0.11	GLOBAL_WRITE	Global write enable. 0 = Control settings written to Registers 0x01-0x0E are specific to channel addressed (Default 1'b0) 1 = Control settings written to Registers 0x01-0x0E are applied to both Channel A and Channel B regardless of channel addressed	RW
0.10:8	RESERVED	For TI use only (Default 3'b110)	RW
0.7	RESERVED	For TI use only (Default 1'b0)	RW
0.3:0	PRBS_PASS_OVERLAY [3:0]	PRBS_PASS pin status selection. Applicable only when PRBS test pattern verification is enabled on HS side or LS side. PRBS_PASS pin reflects PRBS verification status on selected Channel HS/LS side 0000 = Status from Channel A HS SERDES side(Default 4'b0000) 0001 = Reserved 001x = Reserved 0100 = Status from Channel A LS SERDES side Lane 0 0101 = Status from Channel A LS SERDES side Lane 1 0110 = Status from Channel A LS SERDES side Lane 2 0111 = Status from Channel A LS SERDES side Lane 3 1000 = Status from Channel B HS SERDES side 1001 = Reserved 101x = Reserved 1100 = Status from Channel B LS SERDES side Lane 0 1101 = Status from Channel B LS SERDES side Lane 1 1110 = Status from Channel B LS SERDES side Lane 2 1111 = Status from Channel B LS SERDES side Lane 3	R/W

(1)   After reset bit is set to one, it automatically sets itself back to zero on the next MDC clock cycle.

CHANNEL_CONTROL_1 — Address: 0x01 Default: 0x0300

BIT(s)	NAME	DESCRIPTION	ACCESS
1.15	POWERDOWN	Setting this bit high powers down entire data path with the exception that MDIO interface stays active. 0 = Normal operation (Default 1'b0) 1 = Power Down mode is enabled.	RW
1.13	RX_MODE_SEL	RX mode selection 0 = RX mode dependent upon RX_DEMUX_SEL (1.9) (Default 1'b0) 1 = Enables 1 to 1 mode on receive channel	RW
1. 12	TX_MODE_SEL	TX mode selection 0 = TX mode dependent upon TX_DEMUX_SEL (1.8) (Default 1'b0) 1 = Enables 1 to 1 mode on transmit channel	RW
1.11:10	HS_CH_SYNC_HYSTERESIS[1:0]	Channel synchronization hysteresis control on the HS receive channel. 00 = The channel synchronization, when in the synchronization state, performs the Ethernet standard specified hysteresis to return to the unsynchronized state (Default 2'b00) 01 = A single 8b/10b invalid decode error or disparity error causes the channel synchronization state machine to immediately transition from sync to unsync 10 = Two adjacent 8b/10b invalid decode errors or disparity errors cause the channel synchronization state machine to immediately transition from sync to unsync 11 = Three adjacent 8b/10b invalid decode errors or disparity errors cause the channel synchronization state machine to immediately transition from sync to unsync	RW

BIT(s)	NAME	DESCRIPTION	ACCESS
1.9	RX_DEMUX_SEL	RX De-Mux selection control for lane de-serialization on receive channel. Valid only when RX_MODE_SEL (1.13) is LOW 0 = 1 to 2 1 = 1 to 4 (Default 1'b1)	RW
1. 8	TX_MUX_SEL	TX Mux selection control for lane serialization on transmit channel. Valid only when TX_MODE_SEL (1.12) is LOW 0 = 2 to 1 1 = 4 to 1 (Default 1'b1)	RW
1.7:4	CLKOUT_DIV[3:0]	Output clock divide setting. This value is used to divide selected clock (Selected using CLKOUT_SEL (1.3:2)) before giving it out onto CLKOUTxP/N. 0000 = Divide by 1 (Default 4'b0000) 0001 = RESERVED 0010 = RESERVED 0011 = RESERVED 0100 = Divide by 2 0101 = RESERVED 0110 = RESERVED 0111 = RESERVED 1000 = Divide by 4 1001 = Divide by 8 1010 = Divide by 16 1011 = RESERVED 1100 = Divide by 5 1101 = Divide by 10 1110 = Divide by 20 1111 = Divide by 25 See Figure 11. Clocking Architecture	RW
1.3:2	CLKOUT_SEL[1:0]	Output clock select. Selected Recovered clock sent out on CLKOUTxP/N pins 00 = Selects Channel A HSRX recovered byte clock as output clock (Default 2'b00) 01 = Selects Channel B HSRX recovered byte clock as output clock 10 = Selects Channel A HSRX VCO divide by 2 clock as output clock 11 = Selects Channel B HSRX VCO divide by 2 clock as output clock See Figure 11. Clocking Architecture	RW
1.1	REFCLK_ SEL	Channel Reference clock selection. Applicable only when REFCLKx_SEL pin is LOW. 0 = Selects REFCLK_0_P/N as clock reference to Channel x (Default 1'b0) 1 = Selects REFCLK_1_P/N as clock reference to Channel x See Figure 11. Clocking Architecture	RW
1.0	RESERVED	For TI use only (Default 1'b0)	RW

HS_SERDES_CONTROL_1 — Address: 0x02 Default: 0x811D

BIT(s)	NAME	DESCRIPTION	ACCESS
2.15:10	RESERVED	For TI use only (Default 6'b100000)	RW
2.9:8	HS_LOOP_BANDWIDTH[1:0]	HS SERDES PLL Loop Bandwidth settings 00 = Reserved 01 = Applicable when external JC_PLL is NOT used (Default 2'b01) 10 = Applicable when external JC_PLL is used 11 = Reserved	RW
2.7	RESERVED	For TI use only (Default 1'b0)	RW
2.6	HS_VRANGE	HS SERDES PLL VCO range selection. This bit needs to be set HIGH if VCO frequency (REFCLK * HS_PLL_MULT) is below 2.5GHz 0 = VCO runs at higher end of frequency range (Default 1'b0) 1 = VCO runs at lower end of frequency range	RW
2.5	RESERVED	For TI use only (Default 1'b0)	RW
2.4	HS_ENPLL	HS SERDES PLL enable control. HS SERDES PLL is automatically disabled when PD_TRXx_N is asserted LOW or when register bit 1.15 is set HIGH. 0 = Disables PLL in HS SERDES 1 = Enables PLL in HS SERDES (Default 1'b1)	RW
2.3:0	HS_PLL_MULT[3:0]	HS SERDES PLL multiplier setting (Default 4'b1101). Refer to Table 10 **See Line Rate, SERDES PLL Settings, and Reference Clock Selection section** for more information on PLL multiplier settings	RW

Table 10. High Speed Side SERDES PLL Multiplier Control

2.3:0		2.3:0	
VALUE	PLL MULTIPLIER FACTOR	VALUE	PLL MULTIPLIER FACTOR
0000	Reserved	1000	12x
0001	Reserved	1001	12.5x
0010	4x	1010	15x
0011	5x	1011	16x
0100	6x	1100	16.5x
0101	8x	1101	20x
0110	8.25x	1110	25x
0111	10x	1111	Reserved

HS_ SERDES_CONTROL_2 — Address: 0x03 Default: 0xA444

BIT(s)	NAME	DESCRIPTION	ACCESS
3.15:12	HS_SWING[3:0]	Transmitter Output swing control for HS SERDES. (Default 4'b1010) Refer to Table 11	RW
3.11	RESERVED	For TI use only (Default 1'b0)	RW
3.10	HS_ENTX	HS SERDES transmitter enable control. HS SERDES transmitter is automatically disabled when PD_TRXx_N is asserted LOW or when register bit 1.15 is set HIGH. 0 = Disables HS SERDES transmitter 1 = Enables HS SERDES transmitter (Default 1'b1)	RW
3.9:8	HS_RATE_TX [1:0]	HS SERDES TX rate settings 00 = Full rate (Default 2'b00) 01 = Half rate 10 = Quarter rate 11 = Eighth rate	RW
3.7:6	HS_AGCCTRL[1:0]	Adaptive gain control loop 00 = Attenuator will not change after lock has been achieved, even if AGC becomes unlocked 01 = Attenuator will not change when in lock state, but could change when AGC becomes unlocked (Default 2'b01) 10 = Force the attenuator off. 11 = Force the attenuator on	RW
3.5:4	HS_AZCAL[1:0]	Auto zero calibration. 00 = Auto zero calibration initiated when receiver is enabled (Default 2'b00) 01 = Auto zero calibration disabled 10 = Forced with automatic update. 11 = Forced without automatic update	RW
3.3	HS_ENUNSD	0 = Disable use of unscrambled data in HS Serdes Rx (Recommended setting for Full Rate) (Default 1'b0) 1 = Enable use of unscrambled data in HS Serdes Rx (Recommended setting for Half, Quarter and Eighth Rates)	RW
3.2	HS_ENRX	HS SERDES receiver enable control. HS SERDES receiver is automatically disabled when PD_TRXx_N is asserted LOW or when register bit 1.15 is set HIGH. 0 = Disables HS SERDES receiver 1 = Enables HS SERDES receiver (Default 1'b1)	RW
3.1:0	HS_RATE_RX [1:0]	HS SERDES RX rate settings 00 = Full rate (Default 2'b00) 01 = Half rate 10 = Quarter rate 11 = Eighth rate	RW

Table 11. High Speed Side SERDES AC Mode Output Swing Control

VALUE [15:12]	AC MODE
	Typical Amplitude (mVdfpp)
0000	130
0001	220
0010	300
0011	390
0100	480
0101	570
0110	660
0111	750
1000	830
1001	930
1010	1020
1011	1110
1100	1180
1101	1270
1110	1340
1111	1400

HS_ SERDES_CONTROL_3 — Address: 0x04 Default: 0xB820

BIT(s)	NAME	DESCRIPTION	ACCESS
4.15	HS_ENTRACK	HSRX ADC Track mode 0 = Normal operation 1 = Forces ADC into track mode (Default 1'b1)	RW
4.14:12	HS_EQPRE[2:0]	SERDES Rx precursor equalizer selection 000 = 1/9 cursor amplitude 001 = 3/9 cursor amplitude 010 = 5/9 cursor amplitude 011 = 7/9 cursor amplitude (Default 3'b011) 100 = 9/9 cursor amplitude 101 = 11/9 cursor amplitude 110 = 13/9 cursor amplitude 111 = Disable	RW
4.11:10	HS_CDRFMULT[1:0]	Clock data recovery algorithm frequency multiplication selection 00 = First order. Frequency offset tracking disabled 01 = Second order. 1x mode 10 = Second order. 2x mode (Default 2'b10) 11 = Reserved	RW
4.9:8	HS_CDRTHR[1:0]	Clock data recovery algorithm threshold selection 00 = Four vote threshold (Default 2'b00) 01 = Eight vote threshold 10 = Sixteen vote threshold 11 = Thirty two vote threshold	RW
4.7	HS_EQLIM	HSRX Equalizer limit control 0 = Normal operation (Default 1'b0) 1 = Limits equalizer DFE tap weights	RW
4.6	HS_EQHLD	HSRX Equalizer hold control 0 = Normal operation (Default 1'b0) 1 = Holds equalizer and long tail correction in their current state	RW
4.5	HS_H1CDRMODE	0 = CDR locks to h(-1) 1 = CDR locks to h(+1)	RW
4.4:0	HS_TWCRF[4:0]	Cursor Reduction Factor (Default 5'b00000) Refer to Table 12	RW

Table 12. High Speed Side SERDES Cursor Reduction Factor Weights

4.4:0		4.4:0	
VALUE	CURSOR REDUCTION (%)	VALUE	CURSOR REDUCTION (%)
00000	0	10000	17
00001	2.5	10001	20
00010	5.0	10010	22
00011	7.5	10011	25
00100	10.0	10100	27
00101	12	10101	30
00110	15	10110	32
00111	Reserved	10111	35
01000		11000	37
01001		11001	40
01010		11010	42
01011		11011	45
01100		11100	47
01101		11101	50
01110		11110	52
01111		11111	55

HS_ SERDES_CONTROL_4— Address: 0x05 Default: 0x2000

BIT(s)	NAME	DESCRIPTION	ACCESS
5.15	HS_RX_INVPAIR	Receiver polarity. 0 = Normal polarity. HSRXxP considered positive data. HSRXxN considered negative data (Default 1'b0) 1 = Inverted polarity. HSRXxP considered negative data. HSRXxN considered positive data	RW
5.14	HS_TX_INVPAIR	Transmitter polarity. 0 = Normal polarity. HSTXxP considered positive data and HSTXxN considered negative data (Default 1'b0) 1 = Inverted polarity. HSTXxP considered negative data and HSTXxN considered positive data	RW
5.13	HS_FIRUPT	HS SERDES Tx pre/post cursor filter update control 0 = Holds last state; any changes to TWCRF, TWPRE, TWPOST1/2 will not take effect until FIRUPT goes high. 1 = Pre/Post cursor fields can be updated by changing respective fields (Default 1'b1)	RW
5.12:8	HS_TWPOST1[4:0]	Adjacent post cursor1 Tap weight. Selects TAP settings for TX waveform. (Default 5'b00000) Refer to Table 13	RW
5.7:4	HS_TWPRE[3:0]	Precursor Tap weight. Selects TAP settings for TX waveform. (Default 4'b0000) Refer to Table 15	RW
5.3:0	HS_TWPOST2[3:0]	Adjacent post cursor2 Tap weight. Selects TAP settings for TX waveform. (Default 4'b0000) Refer to Table 14	RW

Table 13. High Speed Side SERDES Post-Cursor1 Transmit Tap Weights

5.12:8		5.12:8	
VALUE	TAP WEIGHT (%)	VALUE	TAP WEIGHT (%)
00000	0	10000	0
00001	+2.5	10001	−2.5
00010	+5.0	10010	−5.0
00011	+7.5	10011	−7.5
00100	+10.0	10100	−10.0
00101	+12.5	10101	−12.5
00110	+15.0	10110	−15.0
00111	+17.5	10111	−17.5
01000	+20.0	11000	−20.0
01001	+22.5	11001	−22.5
01010	+25.0	11010	−25.0
01011	+27.5	11011	−27.5
01100	+30.0	11100	−30.0
01101	+32.5	11101	−32.5
01110	+35.0	11110	−35.0
01111	+37.5	11111	−37.5

Table 14. High Speed Side SERDES Post-Cursor2 Transmit Tap Weights

5.3:0		5.3:0	
VALUE	TAP WEIGHT (%)	VALUE	TAP WEIGHT (%)
0000	0	1000	0
0001	+2.5	1001	−2.5
0010	+5.0	1010	−5.0
0011	+7.5	1011	−7.5
0100	+10.0	1100	−10.0
0101	+12.5	1101	−12.5
0110	+15.0	1110	−15.0
0111	+17.5	1111	−17.5

Table 15. High Speed Side SERDES Pre-Cursor Transmit Tap Weights

5.7:4		5.7:4	
VALUE	TAP WEIGHT (%)	VALUE	TAP WEIGHT (%)
0000	0	1000	0
0001	+2.5	1001	−2.5
0010	+5.0	1010	−5.0
0011	+7.5	1011	−7.5
0100	+10.0	1100	−10.0
0101	+12.5	1101	−12.5
0110	+15.0	1110	−15.0
0111	+17.5	1111	−17.5

LS_ SERDES_CONTROL_1 — Address: 0x06 Default: 0xF115

BIT(s)	NAME	DESCRIPTION	ACCESS
6.15:12	LS_LN_CFG_EN[3:0]	Configuration control for LS SERDES Lane settings (Default 4'b1111) [3] corresponds to LN3, [2] corresponds to LN2 [1] corresponds to LN1, [0] corresponds to LN0 0 = Writes to LS_SERDES_CONTROL_2 (register 0x07) and LS_SERDES_CONTROL_3 (register 0x08) control registers do not affect respective LS SERDES lane 1 = Writes to LS_SERDES_CONTROL_2 and LS_SERDES_CONTROL_3 control registers affect respective LS SERDES lane For example, if subsequent writes to LS_SERDES_CONTROL_2 and LS_SERDES_CONTROL_3 registers need to affect the settings in Lanes 0 and 1, LS_LN_CFG_EN[3:0] should be set to 4'b0011 Read values in LS_SERDES_CONTROL_2 & LS_SERDES_CONTROL_3 reflect the settings value for Lane selected through LS_LN_CFG_EN[3:0]. To read settings for Lane 0, LS_LN_CFG_EN[3:0] should be set to 4'b0001 To read settings for Lane 1, LS_LN_CFG_EN[3:0] should be set to 4'b0010 To read settings for Lane 2, LS_LN_CFG_EN[3:0] should be set to 4'b0100 To read settings for Lane 3, LS_LN_CFG_EN[3:0] should be set to 4'b1000 Read values of LS_SERDES_CONTROL_2 and LS_SERDES_CONTROL_3 registers are not valid for any other LS_LN_CFG_EN[3:0] combination	RW
6.11:10	RESERVED	For TI use only(Default 2'b00)	RW
6.9:8	LS_LOOP_BANDWIDTH[1:0]	LS SERDES PLL Loop Bandwidth settings 00 = Reserved 01 = Applicable when external JC_PLL is NOT used (Default 2'b01) 10 = Applicable when external JC_PLL is used 11 = Reserved	RW
6.7	DEEP_REMOTE_LPBK_CTRL	Deep remote loopback control. Works in conjunction with DEEP_REMOTE_LPBK(B:3). Requires setting of LS_TX_ENTEST(8.3) and LS_RX_ENTEST(8.2) for desired lane on the LS side (default 1'b0). 00= Deep Remote Loopback Disabled 01= Deep Remote Loopback through pad. The loopback path includes the transmit CML driver and receive sense amps. The link partner connected through INA*P/N or INB*P/N pins must be electrically idle at differential zero with P and N signals at the same voltage. 10= Deep Remote Loopback with CML Driver Disabled. The loopback path is fully digital and excludes the transmit CML driver and receive sense amps. If monitoring OUT* pins is not required, this mode can save power. 11= Deep Remote Loopback with CML Driver Enabled. As above, but the CML driver operates normally.	RW
6.6:5	RESERVED	For TI use only (Default 2'b00)	RW
6.4	LS_ENPLL	LS SERDES PLL enable control. LS SERDES PLL is automatically disabled when PD_TRXx_N is asserted LOW or when register bit 1.15 is set HIGH. 0 = Disables PLL in LS SERDES 1 = Enables PLL in LS SERDES (Default 1'b1)	RW
6.3:0	LS_MPY[3:0]	LS SERDES PLL multiplier setting (Default 4'b0101). Refer to Table 16 **See Line Rate, SERDES PLL Settings, and Reference Clock Selection section** for more information on PLL multiplier settings	RW

Table 16. Low Speed Side SERDES PLL Multiplier Control

6.3:0		6.3:0	
VALUE	PLL MULTIPLIER FACTOR	VALUE	PLL MULTIPLIER FACTOR
0000	4x	1000	15x
0001	5x	1001	20x
0010	6x	1010	25x
0011	Reserved	1011	Reserved
0100	8x	1100	Reserved
0101	10x	1101	50x
0110	12x	1110	65x
0111	12.5x	1111	Reserved

LS_ SERDES_CONTROL_2 — Address: 0x07 Default: 0xDC04

BIT(s)	NAME	DESCRIPTION	ACCESS
7.15	RESERVED	For TI use only. (Default 1'b1)	RW
7.14:12	LS_SWING[2:0]	Output swing control on LS SERDES side. (Default 3'b101) Refer to Table 17.	RW
7.11	LS_LOS	LS SERDES LOS detector control 0 = Disable Loss of signal detection on LS SERDES lane inputs 1 = Enable Loss of signal detection on LS SERDES lane inputs (Default 1'b1)	RW
7.10	LS_IN_EN	LS SERDES input enable control. LS SERDES per input lane is automatically disabled when PD_TRXx_N is asserted LOW or when register bit 1.15 is set HIGH. Input lanes 3 and 2 are automatically disabled when in 2 to 1 mode 0 = Disables LS SERDES lane 1 = Enables LS SERDES lane (Default 1'b1)	RW
7.9:8	LS_IN_RATE [1:0]	LS SERDES input lane rate settings 00 = Full rate (Default 2'b00) 01 = Half rate 10 = Quarter rate 11 = Reserved	RW
7.7:4	LS_DE[3:0]	LS SERDES output de-emphasis settings. (Default 4'b0000) Refer to Table 18	RW
7.3	RESERVED	For TI use only . (Default 1'b0)	RW
7.2	LS_OUT_EN	LS SERDES output lane enable control. LS SERDES per output lane is automatically disabled when PD_TRXx_N is asserted LOW or when register bit 1.15 is set HIGH. Output lanes 3 and 2 are automatically disabled when in 1 to 2 mode. 0 = Disables LS SERDES lane 1 = Enables LS SERDES lane (Default 1'b1)	RW
7.1:0	LS_OUT_RATE [1:0]	LS SERDES output lane rate settings 00 = Full rate (Default 2'b00) 01 = Half rate 10 = Quarter rate 11 = Reserved	RW

**Table 17. Low Speed Side SERDES AC Mode Output
Swing Control**

VALUE 7.14:12	AC MODE
	TYPICAL AMPLITUDE (mVdfpp)
000	190
001	380
010	560
011	710
100	850
101	950
110	1010
111	1050

Table 18. Low Speed Side SERDES Output De-emphasis

7.7:4			7.7:4		
VALUE	AMPLITUDE REDUCTION		VALUE	AMPLITUDE REDUCTION	
	(%)	dB		(%)	dB
0000	0	0	1000	38.08	4.16
0001	4.76	0.42	1001	42.85	4.86
0010	9.52	0.87	1010	47.61	5.61
0011	14.28	1.34	1011	52.38	6.44
0100	19.04	1.83	1100	57.14	7.35
0101	23.8	2.36	1101	61.9	8.38
0110	28.56	2.92	1110	66.66	9.54
0111	33.32	3.52	1111	71.42	10.87

LS_ SERDES_CONTROL — Address: 0x08 Default: 0x0001

BIT(s)	NAME	DESCRIPTION	ACCESS
8.15	LS_OUT_INVPAIR	LS SERDES output lane polarity. (x = Channel A or B, y = Lane 0 or 1 or 2 or 3) 0 = Normal polarity. OUTxyP considered positive data. OUTxyN considered negative data (Default 1'b0) 1 = Inverted polarity. OUTxyP considered negative data. OUTxyN considered positive data	RW
8.14	LS_IN_INVPAIR	LS SERDES input lane polarity. (x = Channel A or B, y = Lane 0 or 1 or 2 or 3) 0 = Normal polarity. INxyP considered positive data and INxyN considered negative data (Default 1'b0) 1 = Inverted polarity. INxyP considered negative data and INxyP considered positive data	RW
8.13:12	RESERVED	For TI use only (Default 2'b00)	RW
8.11:8	LS_EQ[3:0]	LS SERDES Equalization control (Default 4'b0000). Refer to Table 19.	RW
8.7	RESERVED	For TI use only (Default 1'b0)	RW
8.6:4	LS_CDR[2:0]	LS SERDES CDR control (Default 3'b000) 000 – 1st Order. Threshold of 1 001 – 1st Order. Threshold of 17 010 – 2nd Order. High precision. Threshold of 1 011 – 2nd Order. High precision. Threshold of 17 100 – 1st Order. Low precision. Threshold of 1 101 – 2nd Order. Low precision. Threshold of 17 11x – Reserved	RW
8.3	LS_TX_ENTEST	LS SERDES test mode control on the channel input 0 = Normal operation (Default 1'b0) 1 = Enable test mode	RW
8.2	LS_RX_ENTEST	LS SERDES test mode control on the channel output 0 = Normal operation (Default 1'b0) 1 = Enable test mode	RW
8.1:0	RESERVED	For TI use only (Default 2'b01)	RW

Table 19. Low Speed Side SERDES Equalization

8.11:8			8.11:8		
Value	Low Freq Gain	Zero Freq	Value	Low Freq Gain	Zero Freq
0000	Maximum		1000		365 MHz
0001	Adaptive		1001		275 MHz
0010	Reserved		1010		195 MHz
0011			1011		140 MHz
0100			1100	Adaptive	105 MHz
0101			1101		75 MHz
0110			1110		55 MHz
0111			1111		50 MHz

HS_OVERLAY_CONTROL — Address: 0x09 Default: 0x0900

BIT(s)	NAME	DESCRIPTION	ACCESS
9.15:10	RESERVED	For TI use only. (Default 6'b000010)	RW
9.9	HS_PEAK_DISABLE	HS Serdes PEAK_DISABLE control 0 = Track-and-hold has peaking for bandwidth extension 1 = Track-and-hold is without peaking; has flat AC response	RW
9.8	HS_LOS_MASK	0 = HS SERDES LOS status is used to generate HS channel synchronization status. If HS SERDES indicates LOS, channel synchronization indicates synchronization is not achieved 1 = HS SERDES LOS status is not used to generate HS channel synchronization status (Default 1'b1)	RW
9.5	HS_CH_SYNC_OVERLAY	0 = LOSx pin does not reflect receive channel loss of channel synchronization status (Default 1'b0) 1 = Allows channel loss of synchronization to be reflected on LOSx pin	RW
9.4	HS_INVALID_CODE_OVERLAY	0 = LOSx pin does not reflect receive channel invalid code word error (Default 1'b0) 1 = Allows invalid code word error to be reflected on LOSx pin	RW
9.3	HS_AGCLOCK_OVERLAY	0 = LOSx pin does not reflect HS SERDES AGC unlock status (Default 1'b0) 1 = Allows HS SERDES AGC unlock status to be reflected on LOSx pin	RW
9.2	HS_AZDONE_OVERLAY	0 = LOSx pin does not reflect HS SERDES auto zero calibration not done status (Default 1'b0) 1 = Allows auto zero calibration not done status to be reflected on LOSx pin	RW
9.1	HS_PLL_LOCK_OVERLAY	0 = LOSx pin does not reflect loss of HS SERDES PLL lock status (Default 1'b0) 1 = Allows HS SERDES loss of PLL lock status to be reflected on LOSx pin	RW
9.0	HS_LOS_OVERLAY	0 = LOSx pin does not reflect HS SERDES Loss of signal condition (Default 1'b0) 1 = Allows HS SERDES Loss of signal condition to be reflected on LOSx pin	RW

LS_OVERLAY_CONTROL — Address: 0x0A Default: 0x4000

BIT(s)	NAME	DESCRIPTION	ACCESS
A.15:14	RESERVED	For TI use only	RW
A.13	BER_TIMER_CLK_EN	0 = Disable BER timer clock (Default 1'b0) 1 = Enable BER timer clock	RW
A.12	LS_PLL_LOCK_OVERLAY	0 = LOSx pin does not reflect loss of LS SERDES PLL lock status (Default 1'b0) 1 = Allows LS SERDES loss of PLL lock status to be reflected on LOSx pin	RW
A.11:8	LS_CH_SYNC_OVERLAY_LN[3:0]	[3] Corresponds to Lane 3, [2] Corresponds to Lane 2 [1] Corresponds to Lane 1, [0] Corresponds to Lane 0 0 = LOSx pin does not reflect LS SERDES lane loss of synchronization condition (Default 1'b0) 1 = Allows LS SERDES lane loss of synchronization condition to be reflected on LOSx pin	RW
A.7:4	LS_INVALID_CODE_OVERLAY_LN[3:0]	[3] Corresponds to Lane 3, [2] Corresponds to Lane 2 [1] Corresponds to Lane 1, [0] Corresponds to Lane 0 0 = LOSx pin does not reflect LS SERDES lane invalid code condition (Default 1'b0) 1 = Allows LS SERDES lane invalid code condition to be reflected on LOSx pin	RW
A.3:0	LS_LOS_OVERLAY_LN[3:0	[3] Corresponds to Lane 3, [2] Corresponds to Lane 2 [1] Corresponds to Lane 1, [0] Corresponds to Lane 0 0 = LOSx pin does not reflect LS SERDES lane Loss of signal condition (Default 1'b0) 1 = Allows LS SERDES lane Loss of signal condition to be reflected on LOSx pin	RW

LOOPBACK_TP_CONTROL — Address: 0x0B Default: 0x0700

BIT(s)	NAME	DESCRIPTION	ACCESS
B.15:14	RESERVED	For TI use only	RW
B.13	HS_TP_GEN_EN	0 = Normal operation (Default 1'b0) 1 = Activates test pattern generation selected by bits B.10:8	RW
B.12	HS_TP_VERIFY_EN	0 = Normal operation (Default 1'b0) 1 = Activates test pattern verification selected by bits B.10:8	RW
B.10:8	HS_TEST_PATT_SEL[2:0]	Test Pattern Selection. Note that for CRPAT, TPsync must be high to be valid. See MDIO bit F.15. 000 = High Frequency Test Pattern 001 = Low Frequency Test Pattern 010 = Mixed Frequency Test Pattern 011 = CRPAT Short 100 = CRPAT Long 101 = 2^7 - 1 PRBS pattern 110 = 2^{23} - 1 PRBS pattern 111 = 2^{31} - 1 PRBS pattern (Default 3'b111) Errors can be checked by reading HS_ERROR_COUNTER register (0x10)	RW
B.7	LS_TP_GEN_EN	0 = Normal operation (Default 1'b0) 1 = Activates test pattern generation selected by bits B.5:4 on the LS side Requires setting of LS_RX_ENTEST (8.2) for desired lane on the LS side	RW
B.6	LS_TP_VERIFY_EN	0 = Normal operation (Default 1'b0) 1 = Activates test pattern verification selected by bits B.5:4 on the LS side Requires setting of LS_TX_ENTEST (8.3) for desired lane on the LS side	RW
B.5:4	LS_TEST_PATT_SEL[1:0]	Test Pattern Selection 00 = 2^{31} - 1 PRBS pattern (Default 2'b00) 01 = Alternating 0/1 pattern with a period of 2 UI (LS side bit UI) 10 = 2^7 - 1 PRBS pattern 11 = 2^{23} - 1 PRBS pattern	RW
B.3	DEEP_REMOTE_LPBK	0 = Normal functional mode (Default 1'b0) 1 = Enable deep remote loopback mode Requires setting of LS_TX_ENTEST(8.3) and LS_RX_ENTEST (8.2) for desired lane on the LS side.See Figure 12 and MDIO bit 6.7 for additional controls.	RW
B.2	SHALLOW_REMOTE_LPBK	0 = Normal functional mode (Default 1'b0) 1 = Enable shallow remote loopback mode/serial retime mode See Figure 13	RW
B.1	DEEP_LOCAL_LPBK	0 = Normal functional mode (Default 1'b0) 1 = Enable deep remote loopback mode See Figure 14	RW
B.0	SHALLOW_LOCAL_LPBK	0 = Normal functional mode (Default 1'b0) 1 = Enable shallow local loopback mode See Figure 15	RW

LAS_CONFIG_CONTROL — Address: 0x0C Default: 0x03F0

BIT(s)	NAME	DESCRIPTION	ACCESS
C.15:14	RESERVED	For TI use only. (Default 2'b0)	RW
C.13:12	LAS_STATUS_CFG[1:0]	Selects selected lane status to be reflected in LAS_STATUS_1 register (0x15) 00 = Lane 0 (Default 2'b00) 01 = Lane 1 10 = Lane 2 11 = Lane 3	RW
C.11:10	LAS_CH_SYNC_HYS_SEL[1:0]	Lane alignment slave Channel synchronization hysteresis selection 00 = The channel synchronization, when in the synchronization state, performs the Ethernet standard specified hysteresis to return to the LOS state (Default 2'b00) 01 = A single 8b/10b invalid decode error or disparity error causes the channel synchronization state machine to immediately transition from sync to LOS 10 = Two adjacent 8b/10b invalid decode errors or disparity errors cause the channel synchronization state machine to immediately transition from sync to LOS 11 = Three adjacent 8b/10b invalid decode errors or disparity errors cause the channel synchronization state machine to immediately transition from sync to LOS	RW
C.9:8	LAS_LA_COL_CFG[1:0]	Minimum distance between align character in Lane alignment slave 00 = 8 01 = 16 1x = 24 (Default 2'b11)	RW
C.7	LS_DECODE_ERR_MASK	0 = LS side decode errors of enabled lanes are used to generate link status if error rate exceeds threshold. Valid only when hardware BER function is enabled by setting A.13 to 1'b1. 1 = LS side decode errors of any lane are not used to generate link status (Default 1'b1)	RW
C.6	RESERVED	For TI use only.	RW
C.5	LS_LOS_MASK	0 = LS SERDES LOS status of enabled lanes is used to generate link status 1 = LS SERDES LOS status of enabled lanes is not used to generate link status (Default 1'b1)	RW
C.4	LS_PLL_LOCK_MASK	0 = LS SERDES PLL Lock status is used to generate link status 1 = LS SERDES PLL Lock status is not used to generate link status (Default 1'b1)	RW
C.2	FORCE_LM_REALIGN	0 = Normal operation (Default 1'b0) 1 = Force lane realignment in Link status monitor	RW SC[1]
C.1:0	LAS_BER_THRESH[1:0]	Threshold setting for 8b/10b error rate checking. Valid only when hardware BER function is enabled by setting A.13 to 1'b1. 00 = Link Ok if <1 error when timer expires (Default 2'b00) 01 = Link Ok if <15 error when timer expires 10 = Link Ok if <127 error when timer expires 11 = Link Ok if <1023 error when timer expires	RW

(1) After reset bit is set to one, it automatically sets itself back to zero on the next MDC clock cycle.

LAS_BER_TMER_CONTROL — Address: 0x0D Default: 0xFFFF

BIT(s)	NAME	DESCRIPTION	ACCESS
D.15:0	LAS_BER_TIMER[15:0]	16 bit value to configure 8b/10b error rate checking on the link monitor (Default 16'hFFFF). Valid only when hardware BER function is enabled by setting A.13 to 1'b1.	RW

RESET_CONTROL — Address: 0x0E Default: 0x0000

BIT(s)	NAME	DESCRIPTION	ACCESS
E.3	DATAPATH_RESET	Channel datapath reset control. Required once the desired functional mode is configured. 0 = Normal operation. (Default 1'b0) 1 = Resets channel logic excluding MDIO registers. (Resets both Tx and Rx datapath)	RW SC[1]
E.2	TXFIFO_RESET	Transmit FIFO reset control 0 = Normal operation. (Default 1'b0) 1 = Resets transmit datapath FIFO.	RW SC[1]
E.1	RXFIFO_RESET	Receive FIFO reset control 0 = Normal operation. (Default 1'b0) 1 = Resets receive datapath FIFO.	RW SC[1]

(1)   After reset bit is set to one, it automatically sets itself back to zero on the next MDC clock cycle.

CHANNEL_STATUS_1 — Address: 0x0F Default: 0x0000

BIT(s)	NAME	DESCRIPTION	ACCESS
F.15	HS_TP_ STATUS	Test Pattern status for High/Low/Medium/CRPAT test patterns 0 = Alignment has not achieved 1 = Alignment has been determined and correct pattern has been received. Any bit errors are reflected in HS_ERROR_COUNTER register (0x10)	RO
F.14	LA_SLAVE_STATUS	Lane alignment slave status 0 = Lane alignment is not achieved on the slave side 1 = Lane alignment is achieved on the slave side	RO/LL
F.13	HS_LOS	Loss of Signal Indicator. When high, indicates that a loss of signal condition is detected on HS serial receive inputs	RO/LH
F.12	HS_AZ_DONE	Auto zero complete indicator. When high, indicates auto zero calibration is complete	RO/LL
F.11	HS_AGC_LOCKED	Adaptive gain control loop lock indicator. When high, indicates AGC loop is in locked state	RO/LL
F.10	HS_CHANNEL_SYNC	Channel synchronization status indicator. When high, indicates channel synchronization has achieved	RO/LL
F.9	RESERVED	For TI use only. (Default 1'b0).	RO/LH
F.8	HS_DECODE_INVALID	Valid when decoder is enabled and during CRPAT test pattern verification. When high, indicates decoder received an invalid code word, or a 8b/10b disparity error. In functional mode, number of DECODE_INVALID errors are reflected in HS_ERROR_COUNTER register (0x10)	RO/LH
F.7	TX_FIFO_UNDERFLOW	When high, indicates underflow has occurred in the transmit datapath FIFO.	RO/LH
F.6	TX_FIFO_OVERFLOW	When high, indicates overflow has occurred in the transmit datapath FIFO.	RO/LH
F.5	RX_FIFO_UNDERFLOW	When high, indicates underflow has occurred in the receive datapath FIFO.	RO/LH
F.4	RX_FIFO_OVERFLOW	When high, indicates overflow has occurred in the receive datapath FIFO.	RO/LH
F.3	RX_LS_OK	Receive link status indicator from LS side. When high, indicates receive link status is achieved on the LS side	RO/LL
F.2	TX_LS_OK	Link status indicator from Link training slave inside TLK10002 When high, indicates Link training slave has achieved sync and alignment	RO/LL
F.1	LS_PLL_LOCK	LS SERDES PLL lock indicator When high, indicates LS SERDES PLL is locked to the selected incoming REFCLK0/1_P/N	RO/LL
F.0	HS_PLL_LOCK	HS SERDES PLL lock indicator When high, indicates HS SERDES PLL is locked to the selected incoming REFCLK0/1_P/N	RO/LL

HS_ERROR_COUNTER — Address: 0x10 Default: 0xFFFD

BIT(s)	NAME	DESCRIPTION	ACCESS
10.15:0	HS_ERR_COUNT [15:0]	In functional mode, this counter reflects number of invalid code words (including disparity errors) received by decoder. In HS test pattern verification mode, this counter reflects error count for the test pattern selected through B.10:8 When PRBSEN pin is set, this counter reflects error count for selected PRBS pattern. Counter value cleared to 16'h0000 when read.	COR

LS_LN0_ERROR_COUNTER — Address: 0x11 Default: 0xFFFD

BIT(s)	NAME	DESCRIPTION	ACCESS
11.15:0	LS_LN0_ERR_COUNT [15:0]	Lane 0 Error counter In functional mode, this counter reflects number of invalid code words (including disparity errors) received by decoder in lane alignment slave. In LS test pattern verification mode, this counter reflects error count for the test pattern selected through B.5:4 Counter value cleared to 16'h0000 when read.	COR

LS_LN1_ERROR_COUNTER — Address: 0x12 Default: 0xFFFD

BIT(s)	NAME	DESCRIPTION	ACCESS
12.15:0	LS_LN1_ERR_COUNT [15:0]	Lane 1 Error counter In functional mode, this counter reflects number of invalid code words (including disparity errors) received by decoder in lane alignment slave. In LS test pattern verification mode, this counter reflects error count for the test pattern selected through B.5:4 Counter value cleared to 16'h0000 when read.	COR

LS_LN2_ERROR_COUNTER — Address: 0x13 Default: 0xFFFD

BIT(s)	NAME	DESCRIPTION	ACCESS
13.15:0	LS_LN2_ERR_COUNT [15:0]	Lane 2 Error counter In functional mode, this counter reflects number of invalid code words (including disparity errors) received by decoder in lane alignment slave. In LS test pattern verification mode, this counter reflects error count for the test pattern selected through B.5:4 Counter value cleared to 16'h0000 when read.	COR

LS_LN3_ERROR_COUNTER — Address: 0x14 Default: 0xFFFD

BIT(s)	NAME	DESCRIPTION	ACCESS
14.15:0	LS_LN3_ERR_COUNT [15:0]	Lane 3 Error counter In functional mode, this counter reflects number of invalid code words (including disparity errors) received by decoder in lane alignment slave. In LS test pattern verification mode, this counter reflects error count for the test pattern selected through B.5:4 Counter value cleared to 16'h0000 when read.	COR

LAS_STATUS_1 — Address: 0x15 Default: 0x0000

BIT(s)	NAME	DESCRIPTION	ACCESS
15.15	LAS_LN_ALIGN_FIFO_ERR	LAS Lane alignment FIFO error status 0 = FIFO error not detected 1 = FIFO error detected	RO/LH
15.14:12	RESERVED	For TI use only	RO
15.11	LAM_ ALIGN_SEQ_ST	LAM Lane align sequence state 0 = Sending normal traffic 1 = Sending lane align sequence	RO
15.10	LS_LOS	Loss of Signal Indicator. When high, indicates that a loss of signal condition is detected on LS serial receive inputs for selected lane. Lane can be selected through LAS_STATUS_CFG[1:0] (register C.13:12)	RO/LH
15.9	RESERVED	For TI use only. (Default 1'b0).	RO/LL
15.8	LAS_CH_SYNC_STATUS	LAS Channel sync status for selected lane. Lane can be selected through LAS_STATUS_CFG[1:0] (register C.13:12)	RO/LL
15.6:4	RESERVED	For TI use only. (Default 2'b000).	RO
15.3	LAS_INVALID_DECODE	LAS Invalid decode error for selected lane. Lane can be selected through LAS_STATUS_CFG[1:0] (register C.13:12). Error count for each lane can also be monitored through respective LS_LNx_ERROR_COUNTER registers (0x11, 0x12, 0x13, and 0x14)	RO/LH
15.2:0	RESERVED	For TI use only. (Default 2'b000).	RO

LATENCY_MEASURE_CONTROL — Address: 0x16 Default: 0x7F00

BIT(s)	NAME	DESCRIPTION	ACCESS
16.15:8	RESERVED	For TI use only (Default 8'b11111111)	RW
16.7	LATENCY_MEAS_START_SEL	Latency measurement start point selection 0 = Selects LS TX as start point (Default 1'b0) 1 = Selects HS RX as start point	RW
16.6	LATENCY_MEAS_STOP_SEL	Latency measurement stop point selection 0 = Selects LS RX as stop point (Default 1'b0) 1 = Selects HS TX as stop point	RW
16.5:4	LATENCY_MEAS_CLK_DIV[1:0]	Latency measurement clock divide control. Valid only when bit 16.2 is 0. Divides clock to needed resolution. Higher the divide value, lesser the latency measurement resolution. In choosing a divider, note that the frequency of the divided clock should not be slower than the internal high speed byte clock. 00 = Divide by 1 (Default 2'b00) (Most Accurate Measurement) 01 = Divide by 2 10 = Divide by 4 11 = Divide by 8 (Longest Measurement Capability) See Table 9	RW
16.2	LATENCY_MEAS_CLK_SEL	Latency measurement clock selection. 0 = Selects clock listed in Table 9. Bits 16.5:4 can be used to divide this clock to achieve needed resolution. (Default 1'b0) 1 = Selects respective channel recovered byte clock (Frequency = Serial bit rate/ 20).	RW
16.1	LATENCY_MEAS_EN	Latency measurement enable 0 = Disable Latency measurement (Default 1'b0) 1 = Enable Latency measurement	RW
16.0	LATENCY_MEAS_CH_SEL	Latency measurement channel selection 0 = Selects Latency measurement for channel A (Default 1'b0) 1 = Selects Latency measurement for channel B	RW

LATENCY_COUNTER_2 — Address: 0x17 Default: 0x0000

BIT(s)	NAME	DESCRIPTION	ACCESS
17.15:12	LATENCY_MEAS_START_COMMA[3:0]	Latency measurement start comma location status. "1" indicates comma found at the start location. If LS TX is selected as start point (16.7 = 0), [3:0] indicates status for lane3, lane2, lane1, lane0. If HS RX is selected as start point (16.7 = 1), [0] indicates status for data[9:0], [1] indicates status for data[19:10]. [3:2] is unused.	RO/LH[1]
17.11:8	LATENCY_MEAS_STOP_COMMA[3:0]	Latency measurement stop comma location status. "1" indicates comma found at the stop location. If LS RX is selected as stop point (16.6 = 0), [3:0] indicates status for lane3, lane2, lane1, lane0. If HS TX is selected as stop point (16.6 = 1), [0] indicates status for data[9:0], [1] indicates status for data[19:10]. [3:2] is unused.	RO/LH[1]
17.4	LATENCY_ MEAS_READY	Latency measurement ready indicator 0 = Indicates latency measurement not complete. 1 = Indicates latency measurement is complete and value in latency measurement counter (LATENCY_MEAS_COUNT[19:0]) (in registers 17.3:0 and 18.15:0) is ready to be read.	RO/LH[1]
17.3:0	LATENCY_MEAS_COUNT[19:16]	Bits[19:16] of 20 bit wide latency measurement counter. Latency measurement counter value represents the latency in number of clock cycles. This counter will return 20'h00000 if it is read before a comma is received at the stop point. If latency is more than 20'hFFFFF clock cycles then this counter returns 20'hFFFFF.	COR[1]

(1) User has to make sure Register 0x17 has to be read first before reading Register 0x18. Latency measurement counter value resets to 20'h00000 when Register 0x18 is read. Start and Stop Comma (17.15:12 and 17.11:8) and count valid (17.4) bits are also cleared when Register 0x18 is read.

LATENCY_COUNTER_1 — Address: 0x18 Default: 0x0000

BIT(s)	NAME	DESCRIPTION	ACCESS
18.15:0	LATENCY_MEAS_COUNT[15:0]	Bits[15:0] of 20 bit wide latency measurement counter.	COR[1]

(1) User has to make sure Register 0x17 has to be read first before reading Register 0x18. Latency measurement counter value resets to 20'h00000 when Register 0x18 is read. Start and Stop Comma (17.15:12 and 17.11:8) and count valid (17.4) bits are also cleared when Register 0x18 is read.

TI_RESERVED_CONTROL_1 — Address: 0x19 Default: 0x0000

BIT(s)	NAME	DESCRIPTION	ACCESS
19.10	RESERVED	For TI use only. (Default 1'b0)	RW
19.9	RESERVED	For TI use only. (Default 1'b0)	RW
19.8	RESERVED	For TI use only. (Default 1'b0)	RW
19.6	RESERVED	For TI use only. (Default 1'b0)	RW
19.5:4	RESERVED	For TI use only. (Default 2'b00)	RW
19.3:0	RESERVED	For TI use only. (Default 4'b0000)	RW

TI_RESERVED_CONTROL_2 — Address: 0x1A Default: 0x0000

BIT(s)	NAME	DESCRIPTION	ACCESS
1A.15:0	RESERVED	For TI use only.	RW

TI_RESERVED_STATUS_1 — Address: 0x1B Default: 0x0000

BIT(s)	NAME	DESCRIPTION	ACCESS
1B.15:0	RESERVED	For TI use only.	RO

MISC_CONTROL_3 — Address: 0x1C Default: 0x3000

BIT(s)	NAME	DESCRIPTION	ACCESS
1C.15	RESERVED	For TI use only. (Default 1'b0)	RW
1C.14	RESERVED	For TI use only. (Default 1'b0)	RW
1C.13	CLKOUT_B_EN	Output clock enable 0 = Holds CLKOUTBP/N output to a fixed value 1 = Allows CLKOUTBP/N output to toggle normally (Default 1'b1)	RW
1C.12	CLKOUT_A_EN	Output clock enable 0 = Holds CLKOUTAP/N output to a fixed value 1 = Allows CLKOUTAP/N output to toggle normally (Default 1'b1)	RW
1C.9:0	RESERVED	For TI use only. (Default 10'b0000000000)	RW

LAS_STATUS_2 — Address: 0x1D Default: 0x0000

BIT(s)	NAME	DESCRIPTION	ACCESS
1D.15:12	LAS_LN3_ALIGN_PTR[3:0]	LAS Lane align FIFO character location for lane 3.	RO
1D.11:8	LAS_LN2_ALIGN_PTR[3:0]	LAS Lane align FIFO character location for lane 2.	RO
1D.7:4	LAS_LN1_ALIGN_PTR[3:0]	LAS Lane align FIFO character location for lane 1.	RO
1D.3:0	LAS_LN0_ALIGN_PTR[3:0]	LAS Lane align FIFO character location for lane 0.	RO

EXT_ADDRESS_CONTROL — Address: 0x1E Default: 0x0000

BIT(s)	NAME	DESCRIPTION	ACCESS
1E.15:0	EXT_ADDR_CONTROL[15:0]	This register should be written with the extended register address to be written/read. Contents of address written in this register can be accessed from Register 0x1F. (Default 4'h0000)	RW

EXT_ADDRESS_DATA — Address: 0x1F Default: 0x0000

BIT(s)	NAME	DESCRIPTION	ACCESS
1F.15:0	EXT_ADDR_DATA[15:0]	This register contains the data associated with the register address written in Register 0x1E	RO

TI_ RESERVED_STATUS_2 — Address: 0x8000 Default: 0x0000

BIT(s)	NAME	DESCRIPTION	ACCESS
8000.15:0	RESERVED	For TI use only.	RO

TI_RESERVED_STATUS_3 — Address: 0x8001 Default: 0x0000

BIT(s)	NAME	DESCRIPTION	ACCESS
8001.15:0	RESERVED	For TI use only.	RO

TI_RESERVED_STATUS_4 — Address: 0x8002 Default: 0x0000

BIT(s)	NAME	DESCRIPTION	ACCESS
8002.15:0	RESERVED	For TI use only.	RO

TI_RESERVED_STATUS_5 — Address: 0x8003 Default: 0x0000

BIT(s)	NAME	DESCRIPTION	ACCESS
8003.15:0	RESERVED	For TI use only.	RO

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)[1]

		VALUE		UNIT
		MIN	MAX	
Supply voltage	DVDD, VDDA_LS/HS, VDDT_LS/HS, VPP, VDDD	−0.3	1.4	V
Supply voltage	VDDRA_LS/HS, VDDRB_LS/HS, VDDO[1:0]	−0.3	2.2	V
Input voltage	V_I, (LVCMOS/LVDS/LVPECL/CML/Analog)	−0.3	Supply + 0.3 V	V
Storage temperature		−65	150	°C
Electrostatic discharge	HBM	1		KV
	CDM	500		V
Characterized free-air operating temperature range		−40	85	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION - JEDEC High-K PCB

	THERMAL METRIC[1]	TLK10002	UNITS
		PBGA	
		144 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	25.5	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	2.8	
θ_{JB}	Junction-to-board thermal resistance	18	
ψ_{JT}	Junction-to-top characterization parameter	1.8	
ψ_{JB}	Junction-to-board characterization parameter	13.7	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

THERMAL INFORMATION - EVM Board (5in. x 7in., 14 layer, 1-oz. copper)

	THERMAL METRIC[1]	TLK10002	UNITS
		PBGA	
		144 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	24.5	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	2.8	
θ_{JB}	Junction-to-board thermal resistance	12	
ψ_{JT}	Junction-to-top characterization parameter	0.9	
ψ_{JB}	Junction-to-board characterization parameter	11	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

				MIN	NOM	MAX	UNIT
	Digital / Analog supply voltages	VDDD, VDDA_LS/HS, DVDD, VDDT_LS/HS, VPP		0.95	1.00	1.05	V
	SERDES PLL regulator voltage	VDDRA_LS/HS VDDRB_LS/HS	1.5V Nominal	1.425	1.5	1.575	V
			1.8V Nominal	1.71	1.8	1.89	V
	LVCMOS I/O supply voltage	VDDO[1:0]	1.5V Nominal	1.425	1.5	1.575	V
			1.8V Nominal	1.71	1.8	1.89	V
I_{DD}	Supply current	VDDD	10Gbps			375	mA
		VDDA_LS/HS				460	
		DVDD + VPP				220	
		VDDT_LS/HS				540	
		VDDRA_LS				50	
		VDDRA_HS				20	
		VDDRB_LS				50	
		VDDRB_HS				20	
		VDDO[1:0] (1.5V /1.8V Mode)				6/8	
P_D	All supplies worst case					1.75[1]	W
I_{SD}	Shutdown Current	VDDD	PD* Asserted			80	mA
		VDDA				25	
		DVDD + VPP				15	
		VDDT				45	
		VDDRA_HS/LS + VDDRB_HS/LS (1.5V Mode /1.8V Mode)				0.5/0.5	
		VDDO (1.5V Mode /1.8V Mode)				5/5	

(1) Total worst case power is not a sum of the individual power supply worst case as the individual power is taken from multiple modes. These modes are mutually exclusive and therefore used only for power supply requirements.

10Gbps POWER CHARACTERISTICS

at V_{max}, 1.0 V Core, over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power supply voltage	VDDA_LS/HS, VDDT_LS/HS, VDDD, DVDD, VPP	2 Ch Mode, 4:1 at 10Gpbs	0.95	1.0	1.05	V
		2 Ch Mode, 2:1 at 10Gpbs				
		1 Ch Mode, Ch A on, Ch B off, 4:1 at 10Gpbs				
		1 Ch Mode, Ch A on, Ch B off, 2:1 at 10Gpbs				
		1 Ch Mode, Ch A off, Ch B on, 4:1 at 10Gpbs				
		1 Ch Mode, Ch A off, Ch B on, 2:1 at 10Gpbs				
Power supply current	VDDA_LS/HS	2 Ch Mode, 4:1 at 10Gpbs			0.407	A
		2 Ch Mode, 2:1 at 10Gpbs			0.411	
		1 Ch Mode, Ch A on, Ch B off, 4:1 at 10Gpbs			0.222	
		1 Ch Mode, Ch A on, Ch B off, 2:1 at 10Gpbs			0.22	
		1 Ch Mode, Ch A off, Ch B on, 4:1 at 10Gpbs			0.229	
		1 Ch Mode, Ch A off, Ch B on, 2:1 at 10Gpbs			0.228	
	VDDT_LS/HS	2 Ch Mode, 4:1 at 10Gpbs			0.489	A
		2 Ch Mode, 2:1 at 10Gpbs			0.347	
		1 Ch Mode, Ch A on, Ch B off, 4:1 at 10Gpbs			0.268	
		1 Ch Mode, Ch A on, Ch B off, 2:1 at 10Gpbs			0.197	
		1 Ch Mode, Ch A off, Ch B on, 4:1 at 10Gpbs			0.273	
		1 Ch Mode, Ch A off, Ch B on, 2:1 at 10Gpbs			0.199	
	DVDD+VPP	2 Ch Mode, 4:1 at 10Gpbs			0.1743	A
		2 Ch Mode, 2:1 at 10Gpbs			0.1887	
		1 Ch Mode, Ch A on, Ch B off, 4:1 at 10Gpbs			0.1375	
		1 Ch Mode, Ch A on, Ch B off, 2:1 at 10Gpbs			0.1407	
		1 Ch Mode, Ch A off, Ch B on, 4:1 at 10Gpbs			0.1356	
		1 Ch Mode, Ch A off, Ch B on, 2:1 at 10Gpbs			0.1414	
	VDDD	2 Ch Mode, 4:1 at 10Gpbs			0.3151	A
		2 Ch Mode, 2:1 at 10Gpbs			0.333	
		1 Ch Mode, Ch A on, Ch B off, 4:1 at 10Gpbs			0.21	
		1 Ch Mode, Ch A on, Ch B off, 2:1 at 10Gpbs			0.2136	
		1 Ch Mode, Ch A off, Ch B on, 4:1 at 10Gpbs			0.209	
		1 Ch Mode, Ch A off, Ch B on, 2:1 at 10Gpbs			0.2165	

10Gbps POWER CHARACTERISTICS

at V_{max}, 1.5 V I/O, over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power supply voltage	VDDRA_LS/HS, VDDRB_LS/HS, VDDO	2 Ch Mode, 4:1 at 10Gpbs	1.425	1.5	1.575	V
		2 Ch Mode, 2:1 at 10Gpbs				
		1 Ch Mode, Ch A on, Ch B off, 4:1 at 10Gpbs				
		1 Ch Mode, Ch A on, Ch B off, 2:1 at 10Gpbs				
		1 Ch Mode, Ch A off, Ch B on, 4:1 at 10Gpbs				
		1 Ch Mode, Ch A off, Ch B on, 2:1 at 10Gpbs				
Power supply current	VDDRA_LS	2 Ch Mode, 4:1 at 10Gpbs			0.0191	A
		2 Ch Mode, 2:1 at 10Gpbs			0.0371	
		1 Ch Mode, Ch A on, Ch B off, 4:1 at 10Gpbs			0.019	
		1 Ch Mode, Ch A on, Ch B off, 2:1 at 10Gpbs			0.0371	
		1 Ch Mode, Ch A off, Ch B on, 4:1 at 10Gpbs			0	
		1 Ch Mode, Ch A off, Ch B on, 2:1 at 10Gpbs			0	
	VDDRA_HS	2 Ch Mode, 4:1 at 10Gpbs			0.0152	A
		2 Ch Mode, 2:1 at 10Gpbs			0.0152	
		1 Ch Mode, Ch A on, Ch B off, 4:1 at 10Gpbs			0.0153	
		1 Ch Mode, Ch A on, Ch B off, 2:1 at 10Gpbs			0.0153	
		1 Ch Mode, Ch A off, Ch B on, 4:1 at 10Gpbs			0	
		1 Ch Mode, Ch A off, Ch B on, 2:1 at 10Gpbs			0	
	VDDRB_LS	2 Ch Mode, 4:1 at 10Gpbs			0.0192	A
		2 Ch Mode, 2:1 at 10Gpbs			0.0374	
		1 Ch Mode, Ch A on, Ch B off, 4:1 at 10Gpbs			0	
		1 Ch Mode, Ch A on, Ch B off, 2:1 at 10Gpbs			0	
		1 Ch Mode, Ch A off, Ch B on, 4:1 at 10Gpbs			0.0192	
		1 Ch Mode, Ch A off, Ch B on, 2:1 at 10Gpbs			0.0374	
	VDDRB_HS	2 Ch Mode, 4:1 at 10Gpbs			0.0155	A
		2 Ch Mode, 2:1 at 10Gpbs			0.0155	
		1 Ch Mode, Ch A on, Ch B off, 4:1 at 10Gpbs			0	
		1 Ch Mode, Ch A on, Ch B off, 2:1 at 10Gpbs			0	
		1 Ch Mode, Ch A off, Ch B on, 4:1 at 10Gpbs			0.0156	
		1 Ch Mode, Ch A off, Ch B on, 2:1 at 10Gpbs			0.0156	
	VDDO[1:0]	2 Ch Mode, 4:1 at 10Gpbs			0.0037	A
		2 Ch Mode, 2:1 at 10Gpbs				
		1 Ch Mode, Ch A on, Ch B off, 4:1 at 10Gpbs				
		1 Ch Mode, Ch A on, Ch B off, 2:1 at 10Gpbs				
		1 Ch Mode, Ch A off, Ch B on, 4:1 at 10Gpbs				
		1 Ch Mode, Ch A off, Ch B on, 2:1 at 10Gpbs				

10Gbps POWER CHARACTERISTICS

at V_{max}, 1.8 V I/O, over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power supply voltage	VDDRA_LS/HS, VDDRB_LS/HS, VDDO	2 Ch Mode, 4:1 at 10Gpbs	1.71	1.8	1.89	V
		2 Ch Mode, 2:1 at 10Gpbs				
		1 Ch Mode, Ch A on, Ch B off, 4:1 at 10Gpbs				
		1 Ch Mode, Ch A on, Ch B off, 2:1 at 10Gpbs				
		1 Ch Mode, Ch A off, Ch B on, 4:1 at 10Gpbs				
		1 Ch Mode, Ch A off, Ch B on, 2:1 at 10Gpbs				
Power supply current	VDDRA_LS	2 Ch Mode, 4:1 at 10Gpbs			0.0191	A
		2 Ch Mode, 2:1 at 10Gpbs			0.0372	
		1 Ch Mode, Ch A on, Ch B off, 4:1 at 10Gpbs			0.0191	
		1 Ch Mode, Ch A on, Ch B off, 2:1 at 10Gpbs			0.0372	
		1 Ch Mode, Ch A off, Ch B on, 4:1 at 10Gpbs			0	
		1 Ch Mode, Ch A off, Ch B on, 2:1 at 10Gpbs			0	
	VDDRA_HS	2 Ch Mode, 4:1 at 10Gpbs			0.0151	A
		2 Ch Mode, 2:1 at 10Gpbs			0.0151	
		1 Ch Mode, Ch A on, Ch B off, 4:1 at 10Gpbs			0.0151	
		1 Ch Mode, Ch A on, Ch B off, 2:1 at 10Gpbs			0.0151	
		1 Ch Mode, Ch A off, Ch B on, 4:1 at 10Gpbs			0	
		1 Ch Mode, Ch A off, Ch B on, 2:1 at 10Gpbs			0	
	VDDRB_LS	2 Ch Mode, 4:1 at 10Gpbs			0.0194	A
		2 Ch Mode, 2:1 at 10Gpbs			0.0376	
		1 Ch Mode, Ch A on, Ch B off, 4:1 at 10Gpbs			0	
		1 Ch Mode, Ch A on, Ch B off, 2:1 at 10Gpbs			0	
		1 Ch Mode, Ch A off, Ch B on, 4:1 at 10Gpbs			0.0193	
		1 Ch Mode, Ch A off, Ch B on, 2:1 at 10Gpbs			0.0376	
	VDDRB_HS	2 Ch Mode, 4:1 at 10Gpbs			0.0154	A
		2 Ch Mode, 2:1 at 10Gpbs			0.0154	
		1 Ch Mode, Ch A on, Ch B off, 4:1 at 10Gpbs			0	
		1 Ch Mode, Ch A on, Ch B off, 2:1 at 10Gpbs			0	
		1 Ch Mode, Ch A off, Ch B on, 4:1 at 10Gpbs			0.0155	
		1 Ch Mode, Ch A off, Ch B on, 2:1 at 10Gpbs			0.0155	
	VDDO[1:0]	2 Ch Mode, 4:1 at 10Gpbs			0.0047	A
		2 Ch Mode, 2:1 at 10Gpbs			0.0047	
		1 Ch Mode, Ch A on, Ch B off, 4:1 at 10Gpbs			0.0046	
		1 Ch Mode, Ch A on, Ch B off, 2:1 at 10Gpbs			0.0047	
		1 Ch Mode, Ch A off, Ch B on, 4:1 at 10Gpbs			0.0046	
		1 Ch Mode, Ch A off, Ch B on, 2:1 at 10Gpbs			0.0047	

HIGH SPEED SIDE SERIAL TRANSMITTER CHARACTERISTICS

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OD(pp)}$	TX Output differential peak-to-peak voltage swing	SWING (3.15:12) = 0000	50	130	220	mV_{pp}
		SWING (3.15:12) = 0001	110	220	320	
		SWING (3.15:12) = 0010	180	300	430	
		SWING (3.15:12) = 0011	250	390	540	
		SWING (3.15:12) = 0100	320	480	650	
		SWING (3.15:12) = 0101	390	570	770	
		SWING (3.15:12) = 0110	460	660	880	
		SWING (3.15:12) = 0111	530	750	1000	
		SWING (3.15:12) = 1000	590	830	1100	
		SWING (3.15:12) = 1001	660	930	1220	
		SWING (3.15:12) = 1010	740	1020	1320	
		SWING (3.15:12) = 1011	820	1110	1430	
		SWING (3.15:12) = 1100	890	1180	1520	
		SWING (3.15:12) = 1101	970	1270	1610	
		SWING (3.15:12) = 1110	1060	1340	1680	
		SWING (3.15:12) = 1111	1090	1400	1740	
V_{CMT}	TX Output common mode voltage	100-Ω differential termination, DC-coupled		$V_{DDT}-$ $(0.25*V_{OD(pp)})$		mV
t_{skew}	Intra-pair output skew	SWING(3.15:12) = 0110			0.09	UI
t_r, t_f	Differential output signal rise, Fall time (20% to 80%) Differential load = 100Ω			20		ps
J_{T1}	Serial output total jitter (CPRI LV/LV-II/LV-III and OBSAI Rates)	Serial Rate ≤ 3.072 Gbps (Not Applicable to LV-II/LV-III)			0.35	UI
		Serial Rate > 3.072 Gbps (And All LV-II/LV-III Rates)			0.30	
J_{D1}	Serial output deterministic jitter (CPRI LV/LV-II/ LV-III and OBSAI Rates)	Serial Rate ≤ 3.072 Gbps (Not Applicable to LV-II/LV-III)			0.17	UI
		Serial Rate > 3.072 Gbps (And All LV-II/LV-III Rates)			0.15	
J_{T2}	Serial output total jitter (CPRI E.12.HV)	CPRI E.12.HV (0.6144 and 1.2288 Gbps)			0.279	UI
J_{D2}	Serial output deterministic jitter (CPRI E.12.HV)				0.14	
S_{cc22}	Common-mode output return loss	100MHz < f < 1.0 GHz			7	dB
		1.0GHz < f < 5.0 GHz			5	
$T_{(LATENCY)}$	Transmit path latency	See Figure 17				UI

Figure 26. Transmit Output Waveform Parameter Definitions

h_{-1} = TWPRE (0% → -17.5% for typical application) setting

h_1 = TWPOST1 (0% → -37.5% for typical application) setting

$h_0 = 1 - |h_1| - |h_{-1}|$

$V_{0/0}$ = Output Amplitude with TWPRE = 0%, TWPOST = 0%.

V_{ss} = Steady State Output Voltage = $V_{0/0}$ * $| h_1 + h_0 + h_{-1}|$

V_{pre} = PreCursor Output Voltage = $V_{0/0}$ * $| -h_1 - h_0 + h_{-1}|$

V_{pst} = PostCursor Output Voltage = $V_{0/0}$ * $| -h_1 + h_0 + h_{-1}|$

Figure 27. Pre/Post Cursor Swing Definitions

HIGH SPEED SIDE SERIAL RECEIVER CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{ID}	RX Input differential voltage |RXP – RXN|	Full Rate AC Coupled	50		600	mV
		Half/Quarter/Eighth Rate AC Coupled	50		800	
$V_{ID(pp)}$	RX Input differential peak-to-peak voltage swing 2 * |RXP – RXN|	Full Rate AC Coupled	100		1200	mV_{pp}
		Half/Quarter/Eighth Rate AC Coupled	100		1600	
C_I	RX Input capacitance				2	pF
J_{TOL}	Jitter tolerance, total jitter at serial input (DJ + RJ) (BER 10^{-15})	Zero crossing Half/Quarter/Eighth Rate			0.66	UI_{pp}
		Zero crossing Full Rate			0.65	
J_{DR}	Serial input deterministic jitter (BER 10^{-15})	Zero crossing Half/Quarter/Eighth Rate			0.50	UI_{pp}
		Zero crossing Full Rate			0.35	
SDD11	Differential input return loss	100 MHz < f < 0.75*[Serial Bit Rate]		8		dB
		0.75 × [Serial Bit Rate] < f < [Serial Bit Rate]		See (1)		dB
t_{skew}	Intra-pair input skew				0.23	UI
$t_{(LATENCY)}$	Receive path latency	See Figure 17				UI

(1) Differential input return loss, SDD11 = 8 – 16.6 log10(f / (0.75 × [Serial Bit Rate])) dB

High Speed Side Receiver Jitter Tolerance

The peak to peak total jitter tolerance for the RP3 receiver is 0.65 UI. This total jitter is composed of three components; deterministic jitter, random jitter, and an additional sinusoidal jitter.

The deterministic jitter tolerance is 0.37 UI minimum. The sum of deterministic and random jitter is 0.55 UI minimum. The additional sinusoidal jitter which the receiver must tolerate will have frequencies and amplitudes conforming to the mask presented in the Figure 28 and Table 20.

Figure 28. OBSAI Sinusoidal Jitter Mask

Table 20. Sinusoidal Jitter Mask Values.

Frequency (MBaud)	f1 (kHz)	f2 (kHz)	UI1pp	UI2pp
768	5.4	460.8	0.1	8.5
1536	10.9	921.6	0.1	8.5
3072	21.8	1843.2	0.1	8.5
6144	36.9	3686	0.05	5
9830.4	59	5897.6	0.05	5

NOTE: $J_{TOL} = J_R + J_{DR}$, where J_{TOL} is the receive jitter tolerance, J_{DR} is the received deterministic jitter, and J_R is the Gaussian random edge jitter distribution at a maximum BER = 10^{-12} for CPRI link and BER = 10^{-15} for OBSAI (RP3) link.

Figure 29. Input Jitter Definition

LOW SPEED SIDE SERIAL TRANSMITTER CHARACTERISTICS

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OD(pp)}$	Transmitter output differential peak-to-peak voltage swing	SWING (7:14:12) = 000	110	190	280	mV_{pp}
		SWING (7:14:12) = 001	280	380	490	
		SWING (7:14:12) = 010	420	560	700	
		SWING (7:14:12) = 011	560	710	870	
		SWING (7:14:12) = 100	690	850	1020	
		SWING (7:14:12) = 101	760	950	1150	
		SWING (7:14:12) = 110	800	1010	1230	
		SWING (7:14:12)= 111	830	1050	1270	
V_{CMT}	Transmitter output common mode voltage	100-Ω differential termination, DC-coupled		V_{DDT} - $(0.5*V_{OD(pp)})$		mV
t_{skew}	Intra-pair output skew				0.045	UI
t_R, t_F	Differential output signal rise, fall time (20% to 80%) Differential Load = 100Ω		30	-	-	ps
J_T	Serial output total jitter				0.35	UI
J_D	Serial output deterministic jitter				0.17	UI

LOW SPEED SIDE SERIAL RECEIVER CHARACTERISTICS

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{ID}	Receiver input differential voltage| INP − INN|	Full Rate AC Coupled	50		600	mV
		Half/Quarter Rate AC Coupled	50		800	
$V_{ID(pp)}$	Receiver input differential peak-to-peak voltage swing $2 \times$ |INP − INN|	Full Rate AC Coupled	100		1200	mV_{dfpp}
		Half/Quarter Rate AC Coupled	100		1600	
C_I	Receiver input capacitance				2	pF
J_{TOL}	Jitter tolerance, total jitter at serial input (DJ + RJ)(BER 10^{-15})	Zero crossing Half/Quarter Rate			0.66	UI_{pp}
		Zero crossing Full Rate			0.65	
J_{DR}	Serial input deterministic jitter(BER 10^{-15})	Zero crossing Half/Quarter Rate			0.50	UI_{pp}
		Zero crossing Full Rate			0.35	
S_{dd11}	Differential input return loss	625 MHz < f < 2.5 GHz			8	dB
t_{skew}	Intra-pair input skew				0.23	UI
$t_{lane-skew}$	Lane-to-lane input skew				30	UI

REFERENCE CLOCK CHARACTERISTICS (REFCLK0P/N, REFCLK1P/N)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
F	Frequency		122.88		425	MHz
FHS_{offset}	Accuracy	Relative to Nominal HS Serial Data Rate	−100		100	ppm
		Relative to Incoming HS Serial Data Rate	−200		200	
FLS_{offset}	Accuracy to LS serial data	Synchronous (Multiple/Divide)	0	0	0	ppm
DC	Duty cycle	High Time	45%	50%	55%	
V_{ID}	Differential input voltage		250		2000	mVpp
C_{IN}	Input capacitance				1	pF
R_{IN}	Differential input impedance			100		Ω
T_{RISE}	Rise/fall time	10% to 90%	50		350	ps
J_R	Random jitter	12 kHz to 20 MHz			4	ps-RMS

DIFFERENTIAL OUTPUT CLOCK CHARACTERISTICS (CLKOUTAP/N, CLKOUTBP/N)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OD}	Differential Output Voltage	Peak to peak	1000		2000	mV_{pp}
T_{RISE}	Output Rise Time	10% to 90%, 2pF lumped capacitive load, AC-Coupled			350	ps
R_{TERM}	Output Termination	CLKOUTA/BP/N to DVDD	40	50	60	Ω
F	Output Frequency		0		500	MHz

LVCMOS ELECTRICAL CHARACTERISTICS (VDDO)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	I_{OH} = 2 mA, Driver Enabled (1.8 V)	VDDO – 0.45		VDDO	V
		I_{OH} = 2 mA, Driver Enabled (1.5 V)	0.75 × VDDO		VDDO	
V_{OL}	Low-level output voltage	I_{OL} = –2 mA, Driver Enabled (1.8 V)	0		0.45	V
		I_{OL} = –2 mA, Driver Enabled (1.5 V)	0		0.25 × VDDO	
V_{IH}	High-level input voltage		0.65 × VDDO		VDDO + 0.3	V
V_{IL}	Low-level input voltage		–0.3		0.35 × VDDO	V
I_{IH}, I_{IL}	Low/high input current	Receiver only			±170	µA
I_{OZ}	High-impedance output current	Driver disabled			±25	µA
		Driver disabled with pull up/down enabled			±195	µA
C_{IN}	Input capacitance				3	pF

MDIO TIMING REQUIREMENTS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{period}	MDC period	See Figure 30	100			ns
t_{setup}	MDIO setup to ↑ MDC	See Figure 30	10			ns
t_{hold}	MDIO hold to ↑ MDC	See Figure 30	10			ns
t_{valid}	MDIO valid from MDC ↑		0		40	ns

Figure 30. MDIO Read/Write Timing

JTAG TIMING REQUIREMENTS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PERIOD}	TCK period	See Figure 31	66.67			ns
t_{SETUP}	TDI/TMS/TRST_N setup to ↑ TCK	See Figure 31	3			ns
t_{HOLD}	TDI/TMS/TRST_N hold from ↑ TCK	See Figure 31	5			ns
t_{VALID}	TDO delay from TCK falling	See Figure 31	0		10	ns

Figure 31. JTAG Timing

DEVICE INFORMATION

POWER SEQUENCING GUIDELINES

The TLK10002 allows either the core or I/O power supply to be powered up for an indefinite period of time while the other supply is not powered up, if all of the following conditions are met:

1. All maximum ratings and recommended operating conditions are followed.
2. Bus contention while 1.5V/1.8V power is applied (>0V) must be limited to 100 hours over the projected lifetime of the device.
3. Junction temperature is less than 105°C during device operation. Note: Voltage stress up to the absolute maximum voltage values for up to 100 hours of lifetime operation at a junction temperature of 105°C or lower will minimally impact reliability.

The TLK10002 inputs are not failsafe (i.e., cannot be driven with the I/O power disabled). TLK10002 inputs should not be driven high until their associated power supplies are active.

DEVICE INITIALIZATION

The following sequence should be performed to initialize and ensure proper operation of the TLK10002 device. This procedure is optimized for electrical connection on HS serial side.

4:1 Mode (9.8304Gbps on HS side, 2.4576Gbps per lane on LS side)

Note: Assume both channel A and channel B have the same setup.

REFCLK frequency = 122.88MHz, Mode = Transceiver, 4 to 1 serialization on LS side inputs and 1 to 4 deserialization on HS side inputs.

- Device Pin Setting(s) – Pin settings allow for maximum software configurability.
  – Ensure PD_TRXA_N input pin is High.
  – Ensure PD_TRXB_N input pin is High.
  – Ensure PRBSEN input pin is Low.
  – Ensure REFCLKA_SEL input pin is Low to enable software control.
  – Ensure REFCLKB_SEL input pin is Low to enable software control.
- Reset Device
  – Issue a hard or soft reset (RESET_N asserted for at least 10 µs -or- Write 1'b1 to 0.15 GLOBAL_RESET) after power supply stabilization.
- Enable MDIO global write so that each MDIO write affects both channels to shorten provisioning time
  – Write 1'b1 to 0.11 GLOBAL_WRITE
- Clock Configuration and Mode control
  – Write 1'b1 to 1.9 RX_DEMUX_SEL to select 1 to 4 on the receive side
  – Write 1'b1 to 1.8 TX_MUX_SEL to select 4 to 1 on the transmit side
  – Select respective Channel SERDES REFCLK input (Default = REFCLK0P/N)
    – If REFCLK0P/N used – Write 1'b0 to 1.1 REFCLK_ SEL
    – If REFCLK1P/N used – Write 1'b1 to 1.1 REFCLK_ SEL
- HS/LS Data Rate Setting (Refer to Table 4 for more CPRI/OBSAI Rates)
  – Write 4'b1101 to 2.3:0 HS_PLL_MULT[3:0], write 2'b00 to 3.9:8 HS_RATE_RX[1:0], write 2'b00 to 3.1:0 HS_RATE_TX[1:0], to select FULL rate and 20x MPY on HS side (HS_SERDES_CONTROL_1 = 0x811D, HS_SERDES_CONTROL_2 = 0xA444).
  – Write 4'b0101 to 6.3:0 LS_MPY[3:0], write 2'b00 to 7.9:8 LS_IN_RATE[1:0], write 2'b00 to 7.1:0 LS_OUT_RATE [1:0], to select FULL rate and 10x MPY on LS side (LS_SERDES_CONTROL_1 = 0xF115, LS_SERDES_CONTROL_2 = 0xDC04).

- HS Serial Configuration Changed
  - Configure the following bits per the desired application:
    - 2.9:8 (HS_LOOP_BANDWIDTH[1:0]), 2.6 (HS_VRANGE)
    - 3.15:12 (HS_SWING[3:0]), 3.7:6 (HS_AGCCTRL[1:0])
    - 3.5:4 (HS_AZCAL[1:0]), 4.14:12 (HS_EQPRE[2:0])
    - 4.11:10 (HS_CDRFMULT[1:0]), 4.9:8 (HS_CDRTHR[1:0]), 4.5 (H1CDRMODE)
    - 4.4:0 (HS_TWCRF[4:0]), 5.12:8 (HS_TWPOST1[4:0])
    - 5.7:4 (HS_TWPRE[3:0]), 5.3:0 (HS_TWPOST2[3:0])
- LS Serial Configuration
  - Configure the following bits per the desired application:
    - 7.14:12 (LS_SWING[2:0]), 7.7:4 (LS_DE[3:0])
    - 8.11:8 (LS_EQ [3:0]), 8.6:4 (LS_CDR [2:0])
- Toggle HS_ENRX
  - Write 1'b0 to 3.2 (HS_SERDES_CONTROL_2 = 0xA440)
  - Write 1'b1 to 3.2 (HS_SERDES_CONTROL_2 = 0xA444)
- Wait 10ms
- Check SERDES PLL Status for Locked State
  - Poll F.1 LS_PLL_LOCK (per channel) until it is asserted (high)
  - Poll F.0 HS_PLL_LOCK (per channel) until it is asserted (high)
- Issue Data path Reset
  - Write 1'b1 to E.3 DATAPATH_RESET
- Clear Latched Registers
  - Read 0x0F CHANNEL_STATUS_1 to clear (per channel)
- Device provisioning has completed at this point
- Periodically Check Device Operational Mode Status (Non-Errored Read Values Shown Below):
  - Read 0x0F CHANNEL_STATUS_1 and verify the following bits:
    - F.14 LA_SLAVE_STATUS (1'b1) (per channel)
    - F.13 HS_LOS (1'b0) (per channel)
    - F.12 HS_AZ_DONE (1'b1) (per channel)
    - F.11 HS_AGC_LOCKED (1'b1) (per channel)
    - F.10 HS_CHANNEL_SYNC (1'b1) (per channel)
    - F.8 HS_DECODE_INVALID (1'b0) (per channel)
    - F.7 TX_FIFO_UNDERFLOW (1'b0) (per channel)
    - F.6 TX_FIFO_OVERFLOW (1'b0) (per channel)
    - F.5 RX_FIFO_UNDERFLOW (1'b0) (per channel)
    - F.4 RX_FIFO_OVERFLOW (1'b0) (per channel)
    - F.3 RX_LS_OK (1'b1) (per channel).
    - F.2 TX_LS_OK (1'b1) (per channel).
    - F.1 LS_PLL_LOCK (1'b1) (per channel)
    - F.0 HS_PLL_LOCK (1'b1) (per channel)

2:1 Mode (9.8304Gbps on HS side, 4.9152Gbps per lane on LS side, Only Lanes 0 and 1 on LS side active)

Note: Assume both channel A and channel B have the same setup.

REFCLK frequency = 122.88MHz, Mode = Transceiver, 2 to 1 serialization on LS side inputs and 1 to 2 deserialization on HS side inputs.

- Device Pin Setting(s) – Pin settings allow for maximum software configurability.
  - Ensure PD_TRXA_N input pin is High.
  - Ensure PD_TRXB_N input pin is High.
  - Ensure PRBSEN input pin is Low.
  - Ensure REFCLKA_SEL input pin is Low to enable software control.
  - Ensure REFCLKB_SEL input pin is Low to enable software control.
- Reset Device
  - Issue a hard or soft reset (RESET_N asserted for at least 10 µs -or- Write 1'b1 to 0.15 GLOBAL_RESET) after power supply stabilization.
- Enable MDIO global write so that each MDIO write affects both channels to shorten provisioning time
  - Write 1'b1 to 0.11 GLOBAL_WRITE
- Clock Configuration and Mode control
  - Write 1'b0 to 1.9 RX_DEMUX_SEL to select 1 to 2 on the receive side
  - Write 1'b0 to 1.8 TX_MUX_SEL to select 2 to 1 on the transmit side
  - Select respective Channel SERDES REFCLK input (Default = REFCLK0P/N)
    - If REFCLK0P/N used – Write 1'b0 to 1.1 REFCLK_ SEL
    - If REFCLK1P/N used – Write 1'b1 to 1.1 REFCLK_ SEL
- HS/LS Data Rate Setting (Refer to Table 4 for more CPRI/OBSAI Rates)
  - Write 4'b1101 to 2.3:0 HS_PLL_MULT[3:0], write 2'b00 to 3.9:8 HS_RATE_RX[1:0], write 2'b00 to 3.1:0 HS_RATE_TX[1:0], to select FULL rate and 20x MPY on HS side (HS_SERDES_CONTROL_1 = 0x811D, HS_SERDES_CONTROL_2 = 0xA444).
  - Write 1'b1 to 9.9 HS_PEAK_DISABLE (HS_OVERLAY_CONTROL = 0x0B00)
  - Write 4'b1001 to 6.3:0 LS_MPY[3:0], write 2'b00 to 7.9:8 LS_IN_RATE[1:0], write 2'b00 to 7.1:0 LS_OUT_RATE [1:0], to select FULL rate and 20x MPY on LS side (LS_SERDES_CONTROL_1 = 0XF119, LS_SERDES_CONTROL_2 = 0xDC04).
- HS Serial Configuration
  - Configure the following bits per the desired application:
    - 2.9:8 (HS_LOOP_BANDWIDTH[1:0]), 2.6 (HS_VRANGE)
    - 3.15:12 (HS_SWING[3:0]), 3.7:6 (HS_AGCCTRL[1:0])
    - 3.5:4 (HS_AZCAL[1:0]), 4.14:12 (HS_EQPRE[2:0])
    - 4.11:10 (HS_CDRFMULT[1:0]), 4.9:8 (HS_CDRTHR[1:0])
    - 4.4:0 (HS_TWCRF[4:0]), 5.12:8 (HS_TWPOST1[4:0])
    - 5.7:4 (HS_TWPRE[3:0]), 5.3:0 (HS_TWPOST2[3:0])
- LS Serial Configuration
  - Configure the following bits per the desired application:
    - 7.14:12 (LS_SWING[2:0]), 7.7:4 (LS_DE[3:0])
    - 8.11:8 (LS_EQ [3:0]), 8.6:4 (LS_CDR [2:0])
- Toggle HS_ENRX
  - Write 1'b0 to 3.2 (HS_SERDES_CONTROL_2 = 0xA440)
  - Write 1'b1 to 3.2 (HS_SERDES_CONTROL_2 = 0xA444)
- Wait 10ms
- Check SERDES PLL Status for Locked State
  - Poll F.1 LS_PLL_LOCK (per channel) until it is asserted (high)
  - Poll F.0 HS_PLL_LOCK (per channel) until it is asserted (high)

- Issue Data path Reset
  – Write 1'b1 to E.3 DATAPATH_RESET
- Clear Latched Registers
  – Read 0x0F CHANNEL_STATUS_1 to clear (per channel)
- Device provisioning has completed at this point
- Periodically Check Device Operational Mode Status (Non-Errored Read Values Shown Below):
  – Read 0x0F CHANNEL_STATUS_1 and verify the following bits:
    – F.14 LA_SLAVE_STATUS (1'b1) (per channel)
    – F.13 HS_LOS (1'b0) (per channel)
    – F.12 HS_AZ_DONE (1'b1) (per channel)
    – F.11 HS_AGC_LOCKED (1'b1) (per channel)
    – F.10 HS_CHANNEL_SYNC (1'b1) (per channel)
    – F.8 HS_DECODE_INVALID (1'b0) (per channel)
    – F.7 TX_FIFO_UNDERFLOW (1'b0) (per channel)
    – F.6 TX_FIFO_OVERFLOW (1'b0) (per channel)
    – F.5 RX_FIFO_UNDERFLOW (1'b0) (per channel)
    – F.4 RX_FIFO_OVERFLOW (1'b0) (per channel)
    – F.3 RX_LS_OK (1'b1) (per channel).
    – F.2 TX_LS_OK (1'b1) (per channel).
    – F.1 LS_PLL_LOCK (1'b1) (per channel)
    – F.0 HS_PLL_LOCK (1'b1) (per channel)

1:1 Mode (4.9152Gbps on HS side, 4.9152Gbps on LS side, Only Lane 0 on LS side active)

Note: Assume both channel A and channel B have the same setup.

REFCLK frequency = 122.88MHz, Mode = Transceiver, 1 to 1 serialization on LS side inputs and 1 to 1 deserialization on HS side inputs.

- Device Pin Setting(s) – Pin settings allow for maximum software configurability.
  – Ensure PD_TRXA_N input pin is High.
  – Ensure PD_TRXB_N input pin is High.
  – Ensure PRBSEN input pin is Low.
  – Ensure REFCLKA_SEL input pin is Low to enable software control.
  – Ensure REFCLKB_SEL input pin is Low to enable software control.
- Reset Device
  – Issue a hard or soft reset (RESET_N asserted for at least 10 µs -or- Write 1'b1 to 0.15 GLOBAL_RESET) after power supply stabilization.
- Enable MDIO global write so that each MDIO write affects both channels to shorten provisioning time
  – Write 1'b1 to 0.11 GLOBAL_WRITE
- Clock Configuration and Mode control
  – Write 1'b1 to 1.13 RX_MODE_SEL to select 1 to 1 on the receive side
  – Write 1'b1 to 1.12 TX_MODE_SEL to select 2 to 1 on the transmit side
  – Select respective Channel SERDES REFCLK input (Default = REFCLK0P/N)
    – If REFCLK0P/N used – Write 1'b0 to 1.1 REFCLK_ SEL
    – If REFCLK1P/N used – Write 1'b1 to 1.1 REFCLK_ SEL
- HS/LS Data Rate Setting (Refer to Table 3 for more CPRI/OBSAI Rates)
  – Write 4'b1101 to 2.3:0 HS_PLL_MULT[3:0], write 2'b01 to 3.9:8 HS_RATE_RX[1:0], write 2'b01 to 3.1:0 HS_RATE_TX[1:0], to select HALF rate and 20x MPY on HS side (HS_SERDES_CONTROL_1 = 0x811D, HS_SERDES_CONTROL_2 = 0xA545).
  – Write 4'b1001 to 6.3:0 LS_MPY[3:0], write 2'b00 to 7.9:8 LS_IN_RATE[1:0], write 2'b00 to 7.1:0 LS_OUT_RATE [1:0], to select FULL rate and 20x MPY on LS side (LS_SERDES_CONTROL_1 = 0xF119, LS_SERDES_CONTROL_2 = 0xDC04).
- HS Serial Configuration
  – Configure the following bits per the desired application:
    – 2.9:8 (HS_LOOP_BANDWIDTH[1:0]), 2.6 (HS_VRANGE)
    – 3.15:12 (HS_SWING[3:0]), 3.7:6 (HS_AGCCTRL[1:0])
    – 3.5:4 (HS_AZCAL[1:0]), 4.14:12 (HS_EQPRE[2:0])
    – 4.11:10 (HS_CDRFMULT[1:0]), 4.9:8 (HS_CDRTHR[1:0])
    – 4.4:0 (HS_TWCRF[4:0]), 5.12:8 (HS_TWPOST1[4:0])
    – 5.7:4 (HS_TWPRE[3:0]), 5.3:0 (HS_TWPOST2[3:0])
- LS Serial Configuration
  – Configure the following bits per the desired application:
    – 7.14:12 (LS_SWING[2:0]), 7.7:4 (LS_DE[3:0])
    – 8.11:8 (LS_EQ [3:0]), 8.6:4 (LS_CDR [2:0])
- Toggle HS_ENRX
  – Write 1'b0 to 3.2 (HS_SERDES_CONTROL_2 = 0xA449)
  – Write 1'b1 to 3.2 (HS_SERDES_CONTROL_2 = 0xA44D)
- Wait 10ms
- Check SERDES PLL Status for Locked State
  – Poll F.1 LS_PLL_LOCK (per channel) until it is asserted (high)
  – Poll F.0 HS_PLL_LOCK (per channel) until it is asserted (high)
- Issue Data path Reset
  – Write 1'b1 to E.3 DATAPATH_RESET

- Clear Latched Registers
  - Read 0x0F CHANNEL_STATUS_1 to clear (per channel)
- Device provisioning has completed at this point
- Periodically Check Device Operational Mode Status (Non-Errored Read Values Shown Below):
  - Read 0x0F CHANNEL_STATUS_1 and verify the following bits:
    - F.13 HS_LOS (1'b0) (per channel)
    - F.12 HS_AZ_DONE (1'b1) (per channel)
    - F.11 HS_AGC_LOCKED (1'b1) (per channel)
    - F.7 TX_FIFO_UNDERFLOW (1'b0) (per channel)
    - F.6 TX_FIFO_OVERFLOW (1'b0) (per channel)
    - F.5 RX_FIFO_UNDERFLOW (1'b0) (per channel)
    - F.4 RX_FIFO_OVERFLOW (1'b0) (per channel)
    - F.1 LS_PLL_LOCK (1'b1) (per channel)
    - F.0 HS_PLL_LOCK (1'b1) (per channel)

REVISION HISTORY

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLK10002CTR	ACTIVE	FCBGA	CTR	144	119	RoHS & Green	SNAGCU	Level-4-260C-72 HR	-40 to 85	TLK10002	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TRAY

Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
TLK10002CTR	CTR	FCBGA	144	119	7x17	150	315	135.9	7620	18.1	12.7	12.9

CTR (S–PBGA–N144)   PLASTIC BALL GRID ARRAY

Bottom View

4211286/B 02/13

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
         B. This drawing is subject to change without notice.
         C. Flip chip application only.
         D. Pb–free die bump and solder ball.