SBAS888A
December 2020 – August 2021
PRODUCTION DATA
1
Features
2
Applications
3
Description
4
Revision History
5
Pin Configuration and Functions
6
Specifications
6.1
Absolute Maximum Ratings
6.2
ESD Ratings
6.3
Recommended Operating Conditions
6.4
Thermal Information
6.5
Electrical Characteristics - Power Consumption
6.6
Electrical Characteristics - DC Specifications
6.7
Electrical Characteristics - AC Specifications
6.8
Timing Requirements
6.9
Typical Characteristics
7
Parameter Measurement Information
8
Detailed Description
8.1
Overview
8.2
Functional Block Diagram
8.3
Feature Description
8.3.1
Analog Input
8.3.1.1
Analog Input Bandwidth
8.3.1.2
Analog Front End Design
8.3.1.2.1
Sampling Glitch Filter Design
8.3.1.2.2
Analog Input Termination and DC Bias
8.3.1.2.2.1
AC-Coupling
8.3.1.2.2.2
DC-Coupling
8.3.2
Clock Input
8.3.2.1
Single Ended vs Differential Clock Input
8.3.3
Voltage Reference
8.3.3.1
Internal voltage reference
8.3.3.2
External voltage reference (VREF)
8.3.3.3
External voltage reference with internal buffer (REFBUF)
8.3.4
Digital Down Converter
8.3.4.1
DDC MUX
8.3.4.2
Digital Filter Operation
8.3.4.3
FS/4 Mixing with Real Output
8.3.4.4
Numerically Controlled Oscillator (NCO) and Digital Mixer
8.3.4.5
Decimation Filter
8.3.4.6
SYNC
8.3.4.7
Output Formatting with Decimation
8.3.5
Digital Interface
8.3.5.1
Output Formatter
8.3.5.2
Output Interface/Mode Configuration
8.3.5.2.1
Configuration Example
8.3.5.3
Output Data Format
8.3.6
Test Pattern
8.4
Device Functional Modes
8.4.1
Normal operation
8.4.2
Power Down Options
8.5
Programming
8.5.1
Configuration using PINs only
8.5.2
Configuration using the SPI interface
8.5.2.1
Register Write
8.5.2.2
Register Read
8.6
Register Maps
8.6.1
Detailed Register Description
9
Application Information Disclaimer
9.1
Typical Application
9.1.1
Design Requirements
9.1.2
Detailed Design Procedure
9.1.2.1
Input Signal Path
9.1.2.2
Sampling Clock
9.1.2.3
Voltage Reference
9.1.3
Application Curves
9.2
Initialization Set Up
9.2.1
Register Initialization During Operation
10
Power Supply Recommendations
11
Layout
11.1
Layout Guidelines
11.2
Layout Example
12
Device and Documentation Support
12.1
Receiving Notification of Documentation Updates
12.2
Support Resources
12.3
Trademarks
12.4
Electrostatic Discharge Caution
12.5
Glossary
13
Mechanical, Packaging, and Orderable Information
1
Features
14-Bit 125 MSPS ADC
Noise floor: –156.9 dBFS/Hz
Low power consumption: 100 mW/ch
Latency: 2 clock cycles
Voltage reference:
External: 65 to 125 MSPS
Internal: 100 to 125 MSPS
Guaranteed 14-Bit, no missing codes
Input bandwidth: 1.4 GHz (3 dB)
INL: ±2.6 LSB; DNL: ±0.9 LSB
Industrial temperature range: –40°C to +105°C
On-chip digital filter (optional)
Decimation by 2, 4, 8, 16, 32
32-bit NCO
Serial LVDS digital interface (2-, 1- and 1/2-wire)
Small Footprint: 40-VQFN (5 mm × 5 mm) package
Spectral performance (f
IN
= 5 MHz):
SNR: 77.5 dBFS
SFDR: 84-dBc HD2, HD3
SFDR: 92-dBFS worst spur
Spectral performance (f
IN
= 70 MHz):
SNR: 75.5 dBFS
SFDR: 76-dBc HD2, HD3
SFDR: 84-dBFS worst spur
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP
|
米乐app下载官网(中国)|ios|Android/通用版APP最新版
|
米乐|米乐·M6(中国大陆)官方网站
|
千亿体育登陆地址
|
华体会体育(中国)HTH·官方网站
|
千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载
|
18新利网v1.2.5|中国官方网站
|
bob电竞真人(中国官网)安卓/ios苹果/电脑版【1.97.95版下载】
|
千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装
|