Loading [MathJax]/jax/output/SVG/fonts/TeX/fontdata.js
Data Sheet
AWR1843
Single-Chip 77 to 79GHz FMCW Radar Sensor
1 Features
- FMCW transceiver
- Integrated PLL, transmitter, receiver, Baseband, and ADC
- 76 to 81GHz coverage with 4GHz available bandwidth
- Four receive channels
- Three transmit channels
- Ultra-accurate chirp engine based on fractional-N PLL
- TX power:
12dBm
- RX noise figure:
- 14dB (76 to 77GHz)
- 15dB (77 to
81GHz)
-
Phase noise at 1MHz:
- –95dBc/Hz (76 to 77GHz)
- –93dBc/Hz (77 to 81GHz)
- Built-in calibration and self-test (monitoring)
- Arm®Cortex®-R4F-based radio control system
- Built-in firmware (ROM)
- Self-calibrating system across process and temperature
- C674x DSP for FMCW signal processing
- On-chip Memory: 2MB
- Cortex-R4F microcontroller for object tracking and classification, AUTOSAR, and interface control
- Supports autonomous mode (loading user application from QSPI flash memory)
- Integrated peripherals
- Internal memories With ECC
- Host interface
- Other interfaces available to user application
- Up to 6 ADC channels
- Up to 2 SPI channels
- Up to 2 UARTs
- I2C
- GPIOs
- 2-lane LVDS interface for
raw ADC data and debug instrumentation
- Device Security (on select part numbers)
- Secure authenticated and
encrypted boot support
- Customer programmable
root keys, symmetric keys (256 bit), Asymmetric keys (up to RSA-2K) with
Key revocation capability
- Crypto software
accelerators - PKA , AES (up to 256 bit), SHA (up to 256 bit),
TRNG/DRGB
- Functional Safety-Compliant
- Developed for functional safety applications
- Documentation available to aid ISO 26262 functional safety system design up to ASIL-D
- Hardware integrity up to ASIL-B
- Safety-related certification
- ISO 26262 certified upto ASIL B by TUV SUD
- AEC-Q100 qualified
- Device advanced features
- Embedded self-monitoring
with no host processor involvement
- Complex baseband
architecture
- Embedded interference
detection capability
- Programmable phase
rotators in transmit path to enable beam forming
- Power management
- Built-in LDO network for enhanced PSRR
- I/Os support dual voltage 3.3 V/1.8 V
- Clock source
- Supports external
oscillator at 40MHz
- Supports externally
driven clock (square/sine) at 40MHz
- Supports 40MHz
crystal connection with load capacitors
- Easy hardware design
- 0.65mm pitch, 161-pin 10.4mm × 10.4 mmflip chip BGA package for easy
assembly and low-cost PCB design
- Small solution size
- Operating Conditions
- Junction temp range:
–40°C to 125°C