Menu
Product
Email
PDF
Order now
DP83848Q-Q1 PHYTER™ Extended-Temperature, Single-Port 10/100-Mbps Ethernet Physical Layer Transceiver
SNLS341C
March 2011 – March 2015
DP83848Q-Q1
PRODUCTION DATA.
CONTENTS
SEARCH
DP83848Q-Q1 PHYTER™ Extended-Temperature, Single-Port 10/100-Mbps Ethernet Physical Layer Transceiver
1
Device Overview
1.1
Features
1.2
Applications
1.3
Description
1.4
Functional Block Diagram
2
Revision History
3
Pin Configuration and Functions
3.1
Pin Layout
3.2
Package Pin Assignments
3.3
Serial Management Interface
3.4
MAC Data Interface
3.5
Clock Interface
3.6
LED Interface
3.7
RESET
3.8
Strap Options
3.9
10 Mb/s and 100 Mb/s PMD Interface
3.10
Special Connections
3.11
Power Supply Pins
4
Specifications
4.1
Absolute Maximum Ratings
4.2
ESD Ratings
4.3
Recommended Operating Conditions
4.4
Thermal Information
4.5
Electrical Characteristics: DC
4.6
Electrical Characteristics: AC
5
Detailed Description
5.1
Overview
5.2
Functional Block Diagram
5.3
Feature Description
5.3.1
Auto-Negotiation
5.3.1.1
Auto-Negotiation Pin Control
5.3.1.2
Auto-Negotiation Register Control
5.3.1.3
Auto-Negotiation Parallel Detection
5.3.1.4
Auto-Negotiation Restart
5.3.1.5
Enabling Auto-Negotiation via Software
5.3.1.6
Auto-Negotiation Complete Time
5.3.2
Auto-MDIX
5.3.3
LED Interface
5.3.3.1
LEDs
5.3.3.2
LED Direct Control
5.3.4
Internal Loopback
5.3.5
BIST
5.3.6
Energy Detect Mode
5.4
Device Functional Modes
5.4.1
MII Interface
5.4.1.1
Nibble-wide MII Data Interface
5.4.1.2
Collision Detect
5.4.1.3
Carrier Sense
5.4.2
Reduced MII Interface
5.4.3
802.3u MII Serial Management Interface
5.4.3.1
Serial Management Register Access
5.4.3.2
Serial Management Access Protocol
5.4.3.3
Serial Management Preamble Suppression
5.4.4
PHY Address
5.4.4.1
MII Isolate Mode
5.4.5
Half Duplex vs. Full Duplex
5.4.6
Reset Operation
5.4.6.1
Hardware Reset
5.4.6.2
Software Reset
5.5
Programming
5.5.1
Architecture
5.5.1.1
100BASE-TX Transmitter
5.5.1.1.1
Code-Group Encoding and Injection
5.5.1.1.2
Scrambler
5.5.1.1.3
NRZ to NRZI Encoder
5.5.1.1.4
Binary to MLT-3 Convertor
5.5.1.2
100BASE-TX Receiver
5.5.1.2.1
Analog Front End
5.5.1.2.2
Digital Signal Processor
5.5.1.2.2.1
Digital Adaptive Equalization and Gain Control
5.5.1.2.2.2
Base Line Wander Compensation
5.5.1.2.3
Signal Detect
5.5.1.2.4
MLT-3 to NRZI Decoder
5.5.1.2.5
NRZI to NRZ
5.5.1.2.6
Serial to Parallel
5.5.1.2.7
Descrambler
5.5.1.2.8
Code-group Alignment
5.5.1.2.9
4B/5B Decoder
5.5.1.2.10
100BASE-TX Link Integrity Monitor
5.5.1.2.11
Bad SSD Detection
5.5.1.3
10BASE-T Transceiver Module
5.5.1.3.1
Operational Modes
5.5.1.3.1.1
Half Duplex Mode
5.5.1.3.1.2
Full Duplex Mode
5.5.1.3.2
Smart Squelch
5.5.1.3.3
Collision Detection and SQE
5.5.1.3.4
Carrier Sense
5.5.1.3.5
Normal Link Pulse Detection and Generation
5.5.1.3.6
Jabber Function
5.5.1.3.7
Automatic Link Polarity Detection and Correction
5.5.1.3.8
Transmit and Receive Filtering
5.5.1.3.9
Transmitter
5.5.1.3.10
Receiver
5.6
Memory
5.6.1
Register Definition
5.6.1.1
Basic Mode Control Register (BMCR)
5.6.1.2
Basic Mode Status Register (BMSR)
5.6.1.3
PHY Identifier Register #1 (PHYIDR1)
5.6.1.4
PHY Identifier Register #2 (PHYIDR2)
5.6.1.5
Auto-Negotiation Advertisement Register (ANAR)
5.6.1.6
Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page)
5.6.1.7
Auto-Negotiation Link Partner Ability Register (ANLPAR) (Next Page)
5.6.1.8
Auto-Negotiate Expansion Register (ANER)
5.6.1.9
Auto-Negotiation Next Page Transmit Register (ANNPTR)
5.6.2
Extended Registers
5.6.2.1
PHY Status Register (PHYSTS)
5.6.2.2
False Carrier Sense Counter Register (FCSCR)
5.6.2.3
Receiver Error Counter Register (RECR)
5.6.2.4
100 Mb/s PCS Configuration and Status Register (PCSR)
5.6.2.5
RMII and Bypass Register (RBR)
5.6.2.6
LED Direct Control Register (LEDCR)
5.6.2.7
PHY Control Register (PHYCR)
5.6.2.8
10 Base-T Status/Control Register (10BTSCR)
5.6.2.9
CD Test and BIST Extensions Register (CDCTRL1)
5.6.2.10
Energy Detect Control (EDCR)
6
Application and Implementation
6.1
Application Information
6.2
Typical Application
6.2.1
Design Requirements
6.2.1.1
TPI Network Circuit
6.2.1.2
Clock IN (X1) Requirements
6.2.1.3
Power Feedback Circuit
6.2.1.4
Magnetics
6.2.2
Detailed Design Procedure
6.2.2.1
MAC Interface (MII/RMII)
6.2.2.2
Termination Requirement
6.2.2.3
Recommended Maximum Trace Length
6.2.2.4
Calculating Impedance
6.2.3
Application Curve
7
Power Supply Recommendations
8
Layout
8.1
Layout Guidelines
8.1.1
PCB Layout Considerations
8.1.2
PCB Layer Stacking
8.2
Layout Example
9
Device and Documentation Support
9.1
Documentation Support
9.1.1
Related Documentation
9.2
Trademarks
9.3
Electrostatic Discharge Caution
9.4
Glossary
10
Mechanical, Packaging, and Orderable Information
IMPORTANT NOTICE
Package Options
Mechanical Data (Package|Pins)
RTA|40
MPQF134A
Thermal pad, mechanical data (Package|Pins)
RTA|40
QFND447B
Orderable Information
snls341c_oa
snls341c_pm
search
No matches found.
Full reading width
Full reading width
Comfortable reading width
Expanded reading width
Card for each section
Card with all content
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP
|
米乐app下载官网（中国）|ios|Android/通用版APP最新版
|
米乐|米乐·M6（中国大陆）官方网站
|
千亿体育登陆地址
|
华体会体育（中国）HTH·官方网站
|
千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载
|
18新利网v1.2.5|中国官方网站
|
bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】
|
千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装
|