SCAS878C May 2009 – January 2016 CDCLVP2108
PRODUCTION DATA.
- 1 Features
- 2 Applications
- 3 Description
- 4 Revision History
- 5 Pin Configuration and Functions
-
6 Specifications
- 6.1 Absolute Maximum Ratings
- 6.2 ESD Ratings
- 6.3 Recommended Operating Conditions
- 6.4 Thermal Information
- 6.5 Electrical Characteristics: LVCMOS Input, at VCC = 2.375 V to 3.6 V
- 6.6 Electrical Characteristics: Differential Input, at VCC = 2.375 V to 3.6 V
- 6.7 Electrical Characteristics: LVPECL Output, at VCC = 2.375 V to 2.625 V
- 6.8 Electrical Characteristics: LVPECL Output, at VCC = 3 V to 3.6 V
- 6.9 Timing Requirements, at VCC = 2.375 V to 2.625 V
- 6.10 Timing Requirements, at VCC = 3 V to 3.6 V
- 6.11 Typical Characteristics
- 7 Parameter Measurement Information
- 8 Detailed Description
- 9 Application and Implementation
- 10Power Supply Recommendations
- 11Layout
- 12Device and Documentation Support
- 13Mechanical, Packaging, and Orderable Information
パッケージ・オプション
メカニカル・データ（パッケージ｜ピン）
- RGZ|48
サーマルパッド・メカニカル・データ
- RGZ|48
発注情報
1 Features
- Dual 1:8 Differential Buffer
- Two Clock Inputs
- Universal Inputs Can Accept LVPECL, LVDS, LVCMOS/LVTTL
- 16 LVPECL Outputs
- Maximum Clock Frequency: 2 GHz
- Maximum Core Current Consumption: 115 mA
- Very Low Additive Jitter: <100 fs, RMS in 10-kHz to 20-MHz Offset Range
- 2.375-V to 3.6-V Device Power Supply
- Maximum Propagation Delay: 550 ps
- Maximum Within Bank Output Skew: 25 ps
- LVPECL Reference Voltage, VAC_REF, Available for Capacitive-Coupled Inputs
- Industrial Temperature Range: –40°C to +85°C
- Supports 105°C PCB Temperature (Measured with a Thermal Pad)
- Available in 7-mm × 7-mm, 48-Pin VQFN (RGZ) Package
- ESD Protection Exceeds 2000 V (HBM)
2 Applications
- Wireless Communications
- Telecommunications/Networking
- Medical Imaging
- Test and Measurement Equipment
3 Description
The CDCLVP2108 is a highly versatile, low additive jitter buffer that can generate 16 copies of LVPECL clock outputs from two LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. Each buffer block consists of one input that feeds two LVPECL outputs. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 25 ps, making the device a perfect choice for use in demanding applications.
The CDCLVP2108 clock buffer distributes two clock inputs (IN0, IN1) to 16 pairs of differential LVPECL clock outputs (OUT0, OUT15) with minimum skew for clock distribution. Each buffer block consists of one input that feeds two LVPECL clock outputs. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.
The CDCLVP2108 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (VAC_REF) must be applied to the unused negative input pin. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended.
The CDCLVP2108 is characterized for operation from –40°C to +85°C and is available in a 7-mm × 7-mm, VQFN-48 package.
Device Information(1)
| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|---|---|---|
| CDCLVP2108 | VQFN (48) | 7.00 mm × 7.00 mm |
- For all available packages, see the orderable addendum at the end of the data sheet.
Simplified Schematic
