SCLS749C
February 2014 – June 2022
SN74LV4T125
PRODUCTION DATA
1
Features
2
Applications
3
Description
4
Revision History
5
Pin Configuration and Functions
Pin Functions
6
Specifications
6.1
Absolute Maximum Ratings
6.2
ESD Ratings
6.3
Recommended Operating Conditions
6.4
Thermal Information
6.5
Electrical Characteristics
6.6
Switching Characteristics
6.7
Noise Characteristics
6.8
Operating Characteristics
6.9
Typical Characteristics
7
Parameter Measurement Information
7.1
18
8
Detailed Description
8.1
Overview
8.1.1
Translating Down
8.1.2
Translating Up
8.2
Functional Block Diagram
8.3
Feature Description
8.4
Device Functional Modes
9
Applications and Implementation
9.1
Application Information
9.2
Typical Application
9.2.1
Design Requirements
9.2.2
Detailed Design Procedure
9.2.3
Application Curves
10
Power Supply Recommendations
11
Layout
11.1
Layout Guidelines
11.2
Layout Example
12
Device and Documentation Support
12.1
Documentation Support
12.1.1
Additional Product Selection
12.2
Receiving Notification of Documentation Updates
12.3
Support Resources
12.4
Trademarks
12.5
Electrostatic Discharge Caution
12.6
Glossary
13
Mechanical, Packaging, and Orderable Information
Package Options
Mechanical Data (Package|Pins)
PW|14
MPDS360A
RGY|14
MPQF114G
Thermal pad, mechanical data (Package|Pins)
Orderable Information
scls749c_oa
scls749c_pm
1
Features
Single-Supply Voltage Translator at
5.0-V, 3.3-V, 2.5-V, and 1.8-V V
CC
Operating Range of 1.8 V to 5.5 V
Up Translation
1.2 V
(1)
to 1.8 V at 1.8-V V
CC
1.5 V
(1)
to 2.5 V at 2.5-V V
CC
1.8 V
(1)
to 3.3 V at 3.3-V V
CC
3.3 V to 5.0 V at 5.0-V V
CC
Down Translation
3.3 V to 1.8 V at 1.8-V V
CC
3.3 V to 2.5 V at 2.5-V V
CC
5.0 V to 3.3 V at 3.3-V V
CC
Logic Output is Referenced to V
CC
Characterized up to 50 MHz at 3.3-V V
CC
5.5 V Tolerance on Input Pins
–40°C to 125°C Operating Temperature Range
Pb-Free Packages Available: SC-70 (RGY)
3.5 × 3.5 × 1 mm
Latch-Up Performance Exceeds 250 mA Per
JESD 17
Supports Standard Logic Pinouts
I
off
Support Partial-Power-Down Mode Operation
CMOS Output B Compatible with AUP125, LVC125
(1)
1.
Refer the V
IH
/V
IL
and output drive for lower V
CC
condition.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP
|
米乐app下载官网(中国)|ios|Android/通用版APP最新版
|
米乐|米乐·M6(中国大陆)官方网站
|
千亿体育登陆地址
|
华体会体育(中国)HTH·官方网站
|
千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载
|
18新利网v1.2.5|中国官方网站
|
bob电竞真人(中国官网)安卓/ios苹果/电脑版【1.97.95版下载】
|
千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装
|