

# MAX3221E 3V~5.5V シングルチャネル RS-232 ラインドライバ/レシーバ、 ±15kV IEC ESD 保護

## 1 特長

- RS-232 ピンの ESD 保護
  - ±15kV 人体モデル (HBM)
  - ±8kV (IEC 61000-4-2、接触放電)
  - ±15kV (IEC 61000-4-2、エアギャップ放電)
- TIA/EIA-232-F および ITU v.28 規格の要件に適合またはそれを上回る性能
- 3V~5.5V の V<sub>CC</sub> 電源で動作
- 最大 250kbit/s で動作
- 1 つのドライバと 1 つのレシーバ
- 小さいスタンバイ電流: 1μA (代表値)
- 3.3V 電源で 5V ロジック入力を許容
- 自動パワー ダウン機能により、ドライバを自動的にディセーブすることで電力を節約
- 代替の高速デバイス (1Mbit/s)
  - SN75C3221E、SN65C3221E

## 2 アプリケーション

- 産業用 PC
- 有線ネットワーク
- データ・センターおよびエンタープライズ・コンピューティング
- バッテリー駆動システム
- PDA
- ノートブック PC
- ノート PC
- パームトップ PC
- ハンドヘルド機器

## 3 概要


MAX3221E は、1 つの V<sub>CC</sub> 電源で動作するシングルドライバ / シングル レシーバ RS-232 ソリューションです。RS-232 ピンは、IEC 61000-4-2 ESD 保護に対応しています。このデバイスは、TIA/EIA-232-F の要件を満たし、非同期通信コントローラとシリアルポートコネクタの間の電氣的インターフェイスとして機能します。チャージポンプと 4 つの小さな外付けコンデンサにより、3V~5.5V の単一電源で動作できます。本デバイスは最大 250kbit/s のデータ信号速度、最大 30V/μs のドライバ出力スルーレートで動作します。

パワー マネージメント向けのフレキシブルな制御オプションも利用できます。レシーバの接続が切断された場合、またはリモートドライバの電源がオフになった場合、自動パワー ダウンにより、ドライバとチャージポンプがディセーブになります。このドライバは、手動でイネーブルまたはディセーブにすることができます。レシーバ入力に接続されていないか、電源がオフのとき、INVALID 出力が LOW になります。

### パッケージ情報

部品番号	パッケージ (1)	パッケージ サイズ (2)
MAX3221E	SSOP (DB, 16)	6.2mm × 7.8mm
	TSSOP (PW, 16)	5mm × 6.4mm

- 詳細については、[セクション 11](#) を参照してください。
- パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



Copyright © 2016, Texas Instruments Incorporated

### ブロック図



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	<b>7 Detailed Description</b> .....	<b>12</b>
<b>2 アプリケーション</b> .....	<b>1</b>	7.1 Overview.....	12
<b>3 概要</b> .....	<b>1</b>	7.2 Functional Block Diagram.....	12
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	7.3 Feature Description.....	12
<b>5 Specifications</b> .....	<b>4</b>	7.4 Device Functional Modes.....	13
5.1 Absolute Maximum Ratings.....	4	<b>8 Application and Implementation</b> .....	<b>14</b>
5.2 ESD Ratings.....	4	8.1 Application Information.....	14
5.3 ESD Ratings - IEC Specifications.....	4	8.2 Typical Application.....	14
5.4 Recommended Operating Conditions.....	5	8.3 Power Supply Recommendations.....	15
5.5 Thermal Information.....	5	8.4 Layout.....	16
5.6 Electrical Characteristics.....	5	<b>9 Device and Documentation Support</b> .....	<b>17</b>
5.7 Electrical Characteristics: Driver.....	6	9.1 ドキュメントの更新通知を受け取る方法.....	17
5.8 Electrical Characteristics: Receiver.....	6	9.2 サポート・リソース.....	17
5.9 Electrical Characteristics: Auto-Power Down.....	6	9.3 Trademarks.....	17
5.10 Switching Characteristics: Driver.....	7	9.4 静電気放電に関する注意事項.....	17
5.11 Switching Characteristics: Receiver.....	7	9.5 用語集.....	17
5.12 Switching Characteristics: Auto-Power Down.....	7	<b>10 Revision History</b> .....	<b>17</b>
5.13 代表的特性.....	8	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	<b>18</b>
<b>6 Parameter Measurement Information</b> .....	<b>9</b>		

## 4 Pin Configuration and Functions




図 4-1. DB or PW Package  
16-Pin SSOP or TSSOP  
(Top View)

表 4-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
C1+	2	—	Positive terminals of the voltage-doubler charge pump capacitors
C2+	5		
C1–	4	—	Negative terminals of the voltage-doubler charge pump capacitors
C2–	6		
DIN	11	I	Driver input
DOUT	13	O	RS-232 driver output
EN	1	I	Low input enables receiver ROUT output. High input sets ROUT to high impedance.
FORCEOFF	16	I	Automatic power-down control input
FORCEON	12	I	Automatic power-down control input
GND	14	—	Ground
INVALID	10	O	Invalid output pin. Output low when RIN input is unpowered.
RIN	8	I	RS-232 receiver input
ROUT	9	O	Receiver output
V <sub>CC</sub>	15	—	3V to 5.5V supply voltage
V+	3	O	5.5V supply generated by the charge pump
V–	7	O	–5.5V supply generated by the charge pump

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>	-0.3	6	V
V+	Positive output supply voltage <sup>(2)</sup>	-0.3	7	V
V-	Negative output supply voltage <sup>(2)</sup>	0.3	-7	V
V+ - V-	Supply voltage difference <sup>(2)</sup>		13	V
V <sub>I</sub>	Input voltage	DIN, FORCEOFF, FORCEON, EN		V
		RIN		
V <sub>O</sub>	Output voltage	DOUT		V
		ROUT, INVALID		
T <sub>J</sub>	Operating virtual junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltages are with respect to network GND.

### 5.2 ESD Ratings

			VALUE	UNIT	
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	Pins 8 and 13	±15000	V
			All other pins	±2000	
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	All pins	±1500	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 ESD Ratings - IEC Specifications

			VALUE	UNIT	
V <sub>(ESD)</sub>	Electrostatic discharge	IEC 61000-4-2 Contact Discharge, DOUT and RIN <sup>(1)</sup>	Pins 8 and 13	±8000	V
		IEC 61000-4-2 Air-Gap Discharge, DOUT and RIN <sup>(1)</sup>		±15000	

- (1) A minimum of 1µF capacitor is required between VCC and GND to meet the specified IEC-ESD level.

## 5.4 Recommended Operating Conditions

See [8-1](#) <sup>(1)</sup>

			MIN	NOM	MAX	UNIT
Supply voltage		$V_{CC} = 3.3V$	3	3.3	3.6	V
		$V_{CC} = 5V$	4.5	5	5.5	
$V_{IH}$	Driver and control high-level input voltage	DIN, FORCEOFF, FORCEON, EN	$V_{CC} = 3.3V$		2	V
		$V_{CC} = 5V$		2.4		
$V_{IL}$	Driver and control low-level input voltage	DIN, FORCEOFF, FORCEON, EN		0.8		V
$V_I$	Driver and control input voltage	DIN, FORCEOFF, FORCEON		0	5.5	V
$V_I$	Receiver input voltage			-25	25	V
$T_A$	Operating free-air temperature	MAX3221EC		0	70	°C
		MAX3221EI		-40	85	

(1) Test conditions are C1–C4 = 0.1 $\mu$ F at  $V_{CC} = 3.3V \pm 0.3V$ ; C1 = 0.047 $\mu$ F, C2–C4 = 0.33 $\mu$ F at  $V_{CC} = 5V \pm 0.5V$ .

## 5.5 Thermal Information

THERMAL METRIC <sup>(1)</sup>		MAX3221E		UNIT
		DB (SSOP)	PW (TSSOP)	
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	105.8	110.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51.9	41.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	57.6	57.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	14.1	4.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	56.8	56.6	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 5.6 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(2)</sup>

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
$I_I$	Input leakage current	FORCEOFF, FORCEON, EN		$\pm 0.01$		$\pm 1$	$\mu$ A
$I_{CC}$	Supply current	Auto-power down disabled	No load, FORCEOFF and FORCEON at $V_{CC}$	0.3		1	mA
	Powered off	$V_{CC} = 3.3V$ or $5V$ , $T_A = 25^\circ C$	No load, FORCEOFF at GND	1		10	
	Auto-power down enabled		No load, FORCEOFF at $V_{CC}$ , FORCEON at GND, All RIN are open or grounded	1		10	$\mu$ A

(1) All typical values are at  $V_{CC} = 3.3V$  or  $V_{CC} = 5V$ , and  $T_A = 25^\circ C$ .

(2) Test conditions are C1–C4 = 0.1 $\mu$ F at  $V_{CC} = 3.3V \pm 0.3V$ ; C1 = 0.047 $\mu$ F, C2–C4 = 0.33 $\mu$ F at  $V_{CC} = 5V \pm 0.5V$ .

## 5.7 Electrical Characteristics: Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(3)</sup>

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	DOUT at R <sub>L</sub> = 3kΩ to GND, DIN = GND	5	5.4		V
V <sub>OL</sub>	Low-level output voltage	DOUT at R <sub>L</sub> = 3kΩ to GND, DIN = V <sub>CC</sub>	-5	-5.4		V
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = V <sub>CC</sub>		±0.01	±1	μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = GND		±0.01	±1	μA
I <sub>OS</sub>	Short-circuit output current <sup>(2)</sup>	V <sub>CC</sub> = 3.6V, V <sub>O</sub> = 0V		±35	±60	mA
		V <sub>CC</sub> = 5.5V, V <sub>O</sub> = 0V		±35	±60	
r <sub>o</sub>	Output resistance	V <sub>CC</sub> , V <sub>+</sub> , and V <sub>-</sub> = 0V, V <sub>O</sub> = ±2V	300	10M		Ω
I <sub>off</sub>	Output leakage current	FORCEOFF = GND	V <sub>O</sub> = ±12V, V <sub>CC</sub> = 3V to 3.6V		±25	μA
			V <sub>O</sub> = ±10V, V <sub>CC</sub> = 4.5V to 5.5V		±25	

(1) All typical values are at V<sub>CC</sub> = 3.3V or V<sub>CC</sub> = 5V, and T<sub>A</sub> = 25°C.

(2) Short-circuit durations should be controlled to prevent exceeding the device absolute power-dissipation ratings, and not more than one output should be shorted at a time.

(3) Test conditions are C1–C4 = 0.1μF at V<sub>CC</sub> = 3.3V ± 0.3V; C1 = 0.047μF, C2–C4 = 0.33μF at V<sub>CC</sub> = 5V ± 0.5V.

## 5.8 Electrical Characteristics: Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(2)</sup>

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1mA	V <sub>CC</sub> - 0.6	V <sub>CC</sub> - 0.1		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1.6mA			0.4	V
V <sub>IT+</sub>	Positive-going input threshold voltage	V <sub>CC</sub> = 3.3V		1.6	2.4	V
		V <sub>CC</sub> = 5V		1.9	2.4	
V <sub>IT-</sub>	Negative-going input threshold voltage	V <sub>CC</sub> = 3.3V	0.6	1.1		V
		V <sub>CC</sub> = 5V	0.8	1.4		
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )			0.5		V
I <sub>off</sub>	Output leakage current	EN = V <sub>CC</sub>		±0.05	±10	μA
r <sub>i</sub>	Input resistance	V <sub>I</sub> = ±3V to ±25V	3	5	7	kΩ

(1) All typical values are at V<sub>CC</sub> = 3.3V or V<sub>CC</sub> = 5V, and T<sub>A</sub> = 25°C.

(2) Test conditions are C1–C4 = 0.1μF at V<sub>CC</sub> = 3.3V ± 0.3V; C1 = 0.047μF, C2–C4 = 0.33μF at V<sub>CC</sub> = 5V ± 0.5V.

## 5.9 Electrical Characteristics: Auto-Power Down

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
V <sub>T+(valid)</sub>	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, FORCEOFF = V <sub>CC</sub>		2.7	V
V <sub>T-(valid)</sub>	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, FORCEOFF = V <sub>CC</sub>	-2.7		V
V <sub>T(invalid)</sub>	Receiver input threshold for I NVALID low-level output voltage	FORCEON = GND, FORCEOFF = V <sub>CC</sub>	-0.3	0.3	V
V <sub>OH</sub>	INVALID high-level output voltage	I <sub>OH</sub> = -1mA, FORCEON = GND, FORCEOFF = V <sub>CC</sub>	V <sub>CC</sub> - 0.6		V
V <sub>OL</sub>	INVALID low-level output voltage	I <sub>OL</sub> = 1.6mA, FORCEON = GND, FORCEOFF = V <sub>CC</sub>		0.4	V

## 5.10 Switching Characteristics: Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(3)</sup>

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
	Maximum data rate	$C_L = 1000\text{pF}$ ,	$R_L = 3\text{k}\Omega$ ,	150	250		kbit/s
$t_{sk(p)}$	Pulse skew <sup>(2)</sup>	$C_L = 150\text{pF}$ to $2500\text{pF}$ ,	$R_L = 3\text{k}\Omega$ to $7\text{k}\Omega$ , See <a href="#">6-2</a>		100		ns
$SR(\text{tr})$	Slew rate, transition region (see <a href="#">6-1</a> )	$V_{CC} = 3.3\text{V}$ , $R_L = 3\text{k}\Omega$ to $7\text{k}\Omega$	$C_L = 150\text{pF}$ to $1000\text{pF}$	6		30	V/ $\mu\text{s}$
			$C_L = 150\text{pF}$ to $2500\text{pF}$	4		30	

- (1) All typical values are at  $V_{CC} = 3.3\text{V}$  or  $V_{CC} = 5\text{V}$ , and  $T_A = 25^\circ\text{C}$ .  
 (2) Pulse skew is defined as  $|t_{PLH} - t_{PHL}|$  of each channel of the same device.  
 (3) Test conditions are  $C1-C4 = 0.1\mu\text{F}$  at  $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ ;  $C1 = 0.047\mu\text{F}$ ,  $C2-C4 = 0.33\mu\text{F}$  at  $V_{CC} = 5\text{V} \pm 0.5\text{V}$ .

## 5.11 Switching Characteristics: Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(3)</sup>

PARAMETER		TEST CONDITIONS	TYP <sup>(1)</sup>	UNIT
$t_{PLH}$	Propagation delay time, low- to high-level output	$C_L = 150\text{pF}$ , See <a href="#">6-3</a>	150	ns
$t_{PHL}$	Propagation delay time, high- to low-level output	$C_L = 150\text{pF}$ , See <a href="#">6-3</a>	150	ns
$t_{en}$	Output enable time	$C_L = 150\text{pF}$ , $R_L = 3\text{k}\Omega$ , See <a href="#">6-4</a>	200	ns
$t_{dis}$	Output disable time	$C_L = 150\text{pF}$ , $R_L = 3\text{k}\Omega$ , See <a href="#">6-4</a>	200	ns
$t_{sk(p)}$	Pulse skew <sup>(2)</sup>	See <a href="#">6-3</a>	50	ns

- (1) All typical values are at  $V_{CC} = 3.3\text{V}$  or  $V_{CC} = 5\text{V}$ , and  $T_A = 25^\circ\text{C}$ .  
 (2) Pulse skew is defined as  $|t_{PLH} - t_{PHL}|$  of each channel of the same device.  
 (3) Test conditions are  $C1-C4 = 0.1\mu\text{F}$  at  $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ ;  $C1 = 0.047\mu\text{F}$ ,  $C2-C4 = 0.33\mu\text{F}$  at  $V_{CC} = 5\text{V} \pm 0.5\text{V}$ .

## 5.12 Switching Characteristics: Auto-Power Down





over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TYP <sup>(1)</sup>	UNIT
$t_{valid}$	Propagation delay time, low- to high-level output	1	$\mu\text{s}$
$t_{invalid}$	Propagation delay time, high- to low-level output	30	$\mu\text{s}$
$t_{en}$	Supply enable time	100	$\mu\text{s}$

- (1) All typical values are at  $V_{CC} = 3.3\text{V}$  or  $V_{CC} = 5\text{V}$ , and  $T_A = 25^\circ\text{C}$ .


### 5.13 代表的特性

$T_A = 25^\circ\text{C}$ 、 $V_{CC} = 3.3\text{V}$






## 6 Parameter Measurement Information




- A.  $C_L$  includes probe and jig capacitance.  
B. The pulse generator has the following characteristics: PRR = 250kbps,  $Z_O = 50\Omega$ , 50% duty cycle,  $t_r \leq 10ns$ ,  $t_f \leq 10ns$ .

图 6-1. Driver Slew Rate





- A.  $C_L$  includes probe and jig capacitance.  
B. The pulse generator has the following characteristics: PRR = 250kbps,  $Z_O = 50\Omega$ , 50% duty cycle,  $t_r \leq 10ns$ ,  $t_f \leq 10ns$ .

图 6-2. Driver Pulse Skew






- A.  $C_L$  includes probe and jig capacitance.  
B. The pulse generator has the following characteristics:  $Z_O = 50\Omega$ , 50% duty cycle,  $t_r \leq 10ns$ ,  $t_f \leq 10ns$ .

图 6-3. Receiver Propagation Delay Times



- A.  $C_L$  includes probe and jig capacitance.
- B. The pulse generator has the following characteristics:  $Z_O = 50\Omega$ , 50% duty cycle,  $t_r \leq 10ns$ ,  $t_f \leq 10ns$ .
- C.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- D.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .

6-4. Receiver Enable and Disable Times



† Auto-powerdown disables drivers and reduces supply current to 1  $\mu$ A.

6-5.  $\overline{\text{INVALID}}$  Propagation Delay Times and Driver Enabling Time


## 7 Detailed Description

### 7.1 Overview

The MAX3221E is a single driver, single receiver RS-232 solution operating from a single  $V_{CC}$  supply. The RS-232 pins provide IEC 61000-4-2 ESD protection. The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3V to 5.5V supply. These devices operate at data signaling rates up to 250kbit/s and a maximum of 30V/ $\mu$ s driver output slew rate.

Flexible control options for power management are available when the serial port is inactive. The auto-power-down feature functions when FORCEON is low and  $\overline{\text{FORCEOFF}}$  is high. During this mode of operation, if the device does not sense a valid RS-232 signal on the receiver input, the driver output is disabled. If  $\overline{\text{FORCEOFF}}$  is set low and  $\overline{\text{EN}}$  is high, both the driver and receiver are shut off, and the supply current is reduced to 1  $\mu$ A. Disconnecting the serial port or turning off the peripheral drivers causes the auto-power-down condition to occur. Auto-power down can be disabled when FORCEON and  $\overline{\text{FORCEOFF}}$  are high. With auto-power down enabled, the device is activated automatically when a valid signal is applied to the receiver input. The  $\overline{\text{INVALID}}$  output notifies the user if an RS-232 signal is present at the receiver input.  $\overline{\text{INVALID}}$  is high (valid data) if the receiver input voltage is greater than 2.7V or less than  $-2.7$ V, or has been between  $-0.3$ V and 0.3V for less than 30 $\mu$ s.  $\overline{\text{INVALID}}$  is low (invalid data) if the receiver input voltage is between  $-0.3$ V and 0.3V for more than 30 $\mu$ s. See [Figure 6-1](#) for receiver input levels.

### 7.2 Functional Block Diagram



**Figure 7-1. Logic Diagram (Positive Logic)**

### 7.3 Feature Description

#### 7.3.1 Power

The power block increases, inverts, and regulates voltage at V+ and V- pins using a charge pump that requires four external capacitors. Auto-power-down feature for driver is controlled by FORCEON and  $\overline{\text{FORCEOFF}}$  inputs. Receiver is controlled by  $\overline{\text{EN}}$  input. When unpowered, the MAX3221E can be safely connected to an active remote RS-232 device.

#### 7.3.2 RS-232 Driver

One driver interfaces standard logic levels to RS-232 levels. DIN input must be valid high or low.

### 7.3.3 RS-232 Receiver

One receiver interfaces RS-232 levels to standard logic levels. An open input results in a high output on ROUT. RIN input includes an internal standard RS-232 load. A logic high input on the  $\overline{\text{EN}}$  pin shuts down the receiver output.

### 7.3.4 RS-232 Status

The  $\overline{\text{INVALID}}$  output goes low when RIN input is unpowered for more than 30 $\mu\text{s}$ . The  $\overline{\text{INVALID}}$  output goes high when receiver has a valid input. The  $\overline{\text{INVALID}}$  output is active when  $V_{\text{CC}}$  is powered irregardless of FORCEON and FORCEOFF inputs (see 表 7-3).

## 7.4 Device Functional Modes

表 7-1, 表 7-2, and 表 7-3 show the behavior of the driver, receiver, and  $\overline{\text{INVALID}}$  features under all possible relevant combinations of inputs.

表 7-1. Function Tables Each Driver <sup>(1)</sup>

INPUTS				OUTPUT DOUT	DRIVER STATUS
DIN	FORCEON	FORCEOFF	VALID RIN RS-232 LEVEL		
X	X	L	X	Z	Powered off
L	H	H	X	H	Normal operation with auto-power down disabled
H	H	H	X	L	
L	L	H	Yes	H	Normal operation with auto-power down enabled
H	L	H	Yes	L	
L	L	H	No	Z	Powered off by auto-power down feature
H	L	H	No	Z	

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

表 7-2. Each Receiver <sup>(1)</sup>

INPUTS			OUTPUT ROUT
RIN	$\overline{\text{EN}}$	VALID RIN RS-232 LEVEL	
L	L	X	H
H	L	X	L
X	H	X	Z
Open	L	No	H

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = disconnected input or connected driver off

表 7-3.  $\overline{\text{INVALID}}$  <sup>(1)</sup>

INPUTS				OUTPUT
RIN	FORCEON	FORCEOFF	$\overline{\text{EN}}$	$\overline{\text{INVALID}}$
L	X	X	X	H
H	X	X	X	H
Open	X	X	X	L

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

## 8 Application and Implementation

### 注


以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 8.1 Application Information

The MAX3221E line driver and receiver is a specialized device for 3V to 5.5V RS-232 communication applications. This application is a generic implementation of this device with all required external components. For proper operation, add capacitors as shown in [図 8-1](#).

### 8.2 Typical Application

ROUT and DIN connect to UART or general purpose logic lines. FORCEON and FORCEOFF may be connected general purpose logic lines or tied to ground or  $V_{CC}$ . INVALID may be connected to a general purpose logic line or left unconnected. RIN and DOUT lines connect to a RS-232 connector or cable. DIN, FORCEON, and FORCEOFF inputs must not be left unconnected.



(1) C3 can be connected to  $V_{CC}$  or GND.

NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

$V_{CC}$  vs CAPACITOR VALUES

$V_{CC}$	C1	C2, C3, and C4
3.3 V $\pm$ 0.3 V	0.1 $\mu$ F	0.1 $\mu$ F
5 V $\pm$ 0.5 V	0.047 $\mu$ F	0.33 $\mu$ F
3 V to 5.5 V	0.1 $\mu$ F	0.47 $\mu$ F

Copyright © 2016, Texas Instruments Incorporated

**図 8-1. Typical Operating Circuit and Capacitor Values**



### 8.2.1 Design Requirements

- Recommended  $V_{CC}$  is 3.3V or 5V.
  - 3V to 5.5V is also possible
- Maximum recommended bit rate is 250kbps.
- Use capacitors as shown in [図 8-1](#).

### 8.2.2 Detailed Design Procedure

- DIN, FORCEOFF and FORCEON inputs must be connected to valid low or high logic levels.
- Select capacitor values based on VCC level for best performance.

### 8.2.3 Application Curves



### 8.3 Power Supply Recommendations

TI recommends a 0.1 $\mu$ F capacitor to filter noise on the power supply pin. For additional filter capability, a 0.01 $\mu$ F capacitor may be added in parallel as well. Power supply input voltage is recommended to be any valid level in [セクション 5.4](#).

## 8.4 Layout

### 8.4.1 Layout Guidelines

Keep the external capacitor traces short. This is more important on C1 and C2 nodes that have the fastest rise and fall times. Make the impedance from MAX3221E ground pin and the circuit board ground plane as low as possible for best ESD performance. Use wide metal and multiple vias on both sides of ground pin.

### 8.4.2 Layout Example




图 8-4. MAX3221E Layout Example



## 9 Device and Documentation Support

### 9.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 9.2 サポート・リソース

[テキサス・インスツルメンツ E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 9.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.  
すべての商標は、それぞれの所有者に帰属します。

### 9.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 9.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision C (July 2021) to Revision D (July 2024)	Page
• 「製品情報」表を「パッケージ情報」表に変更.....	1
• Changed Pins 8 and 11 to Pins 8 and 13 in the <i>ESD Ratings</i> .....	4
• Changed Pins 8 and 11 to Pins 8 and 13 in the <i>ESD ratings IEC Specifications</i> .....	4

Changes from Revision B (March 2016) to Revision C (July 2021)	Page
• 「アプリケーション」の一覧を変更.....	1
• Added <i>ESD ratings IEC Specifications</i> table and added a table note for the minimum requirement to meet the IEC ESD level.....	4
• Changed values in the <i>Thermal Information</i> table for DB and PW packages.....	5

Changes from Revision A (May 2006) to Revision B (March 2016)	Page
• 「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加.....	1
• 「注文情報」表を削除 (このデータシートの末尾にある「製品オプションについての付録」を参照).....	1

- Changed  $R_{\theta JA}$  thermal values: 82 to 92 for DB package and 108 to 100.3 for PW Package..... 5
- 

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, Texas Instruments Incorporated

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MAX3221ECDBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP221EC	Samples
MAX3221ECDBRG4	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP221EC	Samples
MAX3221ECPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP221EC	Samples
MAX3221EIDBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP221EI	Samples
MAX3221EIDBRG4	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP221EI	Samples
MAX3221EIPW	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85	MP221EI	
MAX3221EIPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP221EI	Samples
MAX3221EIPWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP221EI	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX3221ECDBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
MAX3221ECPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3221EIDBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
MAX3221EIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3221EIPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3221EIPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MAX3221ECDBR	SSOP	DB	16	2000	356.0	356.0	35.0
MAX3221ECPWR	TSSOP	PW	16	2000	356.0	356.0	35.0
MAX3221EIDBR	SSOP	DB	16	2000	356.0	356.0	35.0
MAX3221EIPWR	TSSOP	PW	16	2000	356.0	356.0	35.0
MAX3221EIPWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
MAX3221EIPWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0



4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.



# EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4220204/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# DB0016A



# PACKAGE OUTLINE

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



4220763/A 05/2022

### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-150.

# EXAMPLE BOARD LAYOUT

DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4220763/A 05/2022

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220763/A 05/2022

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated