







**TCAL9539** JAJSN07 - JULY 2022

# TCAL9539 低電圧、16 ビット I2C バス / SMBus I/O エクスパンダ、割り込み出 カ、リセット、構成レジスタ付き

# 1 特長

TEXAS

INSTRUMENTS

- 1.08V~3.6Vの動作電源電圧範囲
- 低いスタンバイ消費電流:1µA (標準値、1.8mV 時)
- 1MHz の高速モード・プラス I<sup>2</sup>C バス
- ハードウェア・アドレス・ピンにより、同じ I<sup>2</sup>C/SMBus バ ス上に2つのデバイスを接続可能
- アクティブ LOW のリセット入力 (RESET)
- オープン・ドレインのアクティブ LOW 割り込み出力  $(\overline{INT})$
- 入力 / 出力構成レジスタ
- 極性反転レジスタ •
- 構成可能な I/O 駆動能力レジスタ
- プルアップおよびプルダウン抵抗構成レジスタ
- パワーオン・リセット内蔵
- SCL または SDA 入力のノイズ・フィルタ
- 大電流の最大駆動能力を持つラッチ付き出力により LED を直接駆動
- JESD 78、Class II 準拠で 100mA 超のラッチアップ 性能
- JESD 22 を上回る ESD 保護
  - 2000V、人体モデル (A114-A)
  - 1000V、デバイス帯電モデル (C101)

# 2アプリケーション

- ・ サーバー
- ルーター (テレコム・スイッチング機器)
- パーソナル・コンピュータ
- パーソナル・エレクトロニクス
- 産業用オートメーション
- ゲーム機
- GPIO が制限されたプロセッサを使用する製品

# 3 概要

TCAL9539 デバイスは、2 ライン双方向 I<sup>2</sup>C バス (または SMBus) プロトコル用の汎用パラレル入出力 (I/O) 拡張機 能を備えており、1.08V~3.6VのVccで動作するように 設計されています。


このデバイスは、100kHz (標準モード)、400kHz (高速モ ード)、1MHz (高速モード・プラス)の I<sup>2</sup>C クロック周波数を サポートしています。TCAL9539 をはじめとする I/O エク スパンダは、スイッチ、センサ、押しボタン、LED、ファンな どに I/O を追加する必要がある場合に、簡単なソリューシ ョンとして使用できます。

TCAL9539 には、速度、消費電力、EMI に関して I/O 性 能を向上させる追加機能を備えた Agile I/O ポートがあり ます。追加機能として、プログラマブルな出力駆動能力、 プログラム可能なプルアップおよびプルダウン抵抗、ラッ チ可能な入力、マスク可能な割り込み、割り込みステータ ス・レジスタ、プログラム可能なオープン・ドレインまたはプ ッシュプル出力があります。

#### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
TCAL9539	TSSOP (24)	7.80mm × 4.40mm
	WQFN (24)	4.00mm × 4.00mm

利用可能なパッケージについては、このデータシートの末尾にあ (1)る注文情報を参照してください。



概略回路図



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 🐼 www.ti.com で閲覧でき、その内容が常に優先されます。 TI では翻訳の正確性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。



# **Table of Contents**

1 特長	1
2 アプリケーション	
3 概要	
4 Revision History	
5 Pin Configuration and Functions	.3
6 Specifications	.4
6.1 Absolute Maximum Ratings	4
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	.4
6.4 Thermal Information	.5
6.5 Electrical Characteristics	.5
6.6 Timing Requirements	.6
6.7 I <sup>2</sup> C Bus Timing Requirements	.6
6.8 Switching Characteristics	.8
7 Parameter Measurement Information	.9
8 Detailed Description	13
8.1 Overview1	13
8.2 Functional Block Diagrams1	
8.3 Feature Description	14

8.4 Device Functional Modes	15
8.5 Programming	15
8.6 Register Maps	
9 Application and Implementation	
9.1 Application Information	
9.2 Typical Application	
9.3 Power Supply Recommendations	
9.4 Layout	
10 Device and Documentation Support	
10.1 Receiving Notification of Documentation Updates	s <mark>31</mark>
10.2 サポート・リソース	31
10.3 Trademarks	31
10.4 Electrostatic Discharge Caution	31
10.5 Glossary	
11 Mechanical, Packaging, and Orderable	
Information	31
11.1 Tape and Reel Information	
11.2 Mechanical Data	

# **4 Revision History**


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


Date	Revision	Notes
July 2022	*	Initial release



**ADVANCE INFORMATION** 

# **5** Pin Configuration and Functions





### 図 5-2. RTW (WQFN) Package, 24-Pin (Top View)

### 表 5-1. Pin Functions

	PI	N		
NAME (PW) (RTW)			TYPE <sup>(1)</sup>	DESCRIPTION
A0	21	18	1	Address input. Connect directly to V <sub>CC</sub> or ground
A1	2	23	I	Address input. Connect directly to V <sub>CC</sub> or ground
GND	12	9	—	Ground
INT	1	22	0	Interrupt output. Connect to V <sub>CC</sub> through a pull-up resistor
RESET	3	24	1	Active-low reset input. Connect to $V_{CC}$ through a pull-up resistor if no active connection is used
P00	4	1	I/O	P-port input/output (push-pull design structure). At power on, P00 is configured as an input
P01	5	2	I/O	P-port input/output (push-pull design structure). At power on, P01 is configured as an input
P02	6	3	I/O	P-port input/output (push-pull design structure). At power on, P02 is configured as an input
P03	7	4	I/O	P-port input/output (push-pull design structure). At power on, P03 is configured as an input
P04	8	5	I/O	P-port input/output (push-pull design structure). At power on, P04 is configured as an input
P05	9	6	I/O	P-port input/output (push-pull design structure). At power on, P05 is configured as an input
P06	10	7	I/O	P-port input/output (push-pull design structure). At power on, P06 is configured as an input
P07	11	8	I/O	P-port input/output (push-pull design structure). At power on, P07 is configured as an input
P10	13	10	I/O	P-port input/output (push-pull design structure). At power on, P10 is configured as an input
P11	14	11	I/O	P-port input/output (push-pull design structure). At power on, P11 is configured as an input
P12	15	12	I/O	P-port input/output (push-pull design structure). At power on, P12 is configured as an input
P13	16	13	I/O	P-port input/output (push-pull design structure). At power on, P13 is configured as an input
P14	17	14	I/O	P-port input/output (push-pull design structure). At power on, P14 is configured as an input
P15	18	15	I/O	P-port input/output (push-pull design structure). At power on, P15 is configured as an input
P16	19	16	I/O	P-port input/output (push-pull design structure). At power on, P16 is configured as an input
P17	20	17	I/O	P-port input/output (push-pull design structure). At power on, P17 is configured as an input
SCL	22	19	I	Serial clock bus. Connect to $V_{CC}$ through a pull-up resistor
SDA	23	20	I/O	Serial data bus. Connect to V <sub>CC</sub> through a pull-up resistor
VCC	24	21	-	Supply voltage

(1) I = Input, O = Output, I/O = Input or Output

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	4	V
VI	Input voltage <sup>(2)</sup>		-0.5	4	V
Vo	Output voltage <sup>(2)</sup>		-0.5	4	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		±20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		±20	mA
I <sub>IOK</sub>	Input-output clamp current	$V_{O}$ < 0 or $V_{O}$ > $V_{CC}$		±20	mA
I <sub>OL</sub>	Continuous output low current	$V_{O} = 0$ to $V_{CC}$		50	mA
I <sub>ОН</sub>	Continuous output high current	$V_{O} = 0$ to $V_{CC}$		-50	mA
I <sub>CC</sub>	Continuous current through GND			-200	mA
I <sub>CC</sub>	Continuous current through V <sub>CC</sub>			160	mA
TJ	Junction temperature			130	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 6.2 ESD Ratings

		VALUE	UNIT
V	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±4000	V
V <sub>(ESD)</sub>	Charged device model (CDM), per ANSI/ESDA/ JEDEC specification JS-002, all pins <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		1.08	3.6	V
VIH	High-level input voltage	All Pins	0.7 * V <sub>CC</sub>	3.6	V
VIL	Low-level input voltage	All Pins	-0.5	0.3 * V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	P00-P17		-10	mA
I <sub>OL</sub>	Low-level output current	P00-P17		25	mA
T <sub>A</sub>	Ambient temperature		-40	125	°C
TJ	Junction temperature			125	°C



## 6.4 Thermal Information

		Pacl	kage	
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	RTW (WQFN)	UNIT
		PINS	PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	101.4	47.1	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	45.2	41.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	56.6	26.6	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	6.9	2.2	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	56.2	26.5	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	NA	15.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# **6.5 Electrical Characteristics**

	PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>IK</sub>	Input diode clamp voltage		I <sub>I</sub> = –18 mA	1.08 V to 3.6 V	-1.2			V
V <sub>PORR</sub>	Power-on reset voltage, V <sub>CC</sub> risir	ıg	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$			0.85	1.0	V
V <sub>PORF</sub>	Power-on reset voltage, V <sub>CC</sub> falli	ng	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$		0.6	0.75		V
				1.08 V	0.8			
		I <sub>OH</sub> = -8 mA; CCX.X = 1.	1.65 V	1.4				
			11b	2.3 V	2.1			
				3 V	2.8			
V <sub>OH</sub>	P-port high-level output voltage		I <sub>OH</sub> = -2.5mA & CCX.X =	1.08 V	0.75			V
			00b; I <sub>OH</sub> = –5mA & CCX.X = 01b; I <sub>OH</sub> = –	1.65 V	1.4			
			7.5mA & CCX.X =	2.3 V	2.1			
			10b; I <sub>OH</sub> = -10mA & CCX.X = 11b;	3 V	2.8			
	Low-level output voltage		I <sub>OL</sub> = 8 mA; CCX.X = 11b	1.08 V			0.2	
		Disarta		1.65 V			0.15	
		P ports		2.3 V			0.1	
				3.0 V			0.1	
V <sub>OL</sub>			$I_{OL} = 2.5 \text{ mA and CCX.X}$ = 00b; $I_{OL} = 5 \text{ mA and CCX.X} = 01b;$	1.08 V			0.25	
V OL	Low-level output voltage			1.65 V			0.15	
		P ports		2.3 V			0.1	v
		i porta	I <sub>OL</sub> = 7.5 mA and CCX.X = 10b; I <sub>OL</sub> = 10 mA and CCX.X = 11b;	3.0 V				
	Low lovel output ourrent	SDA	V <sub>OL</sub> = 0.4 V	1.08 V to 3.6 V	20			mA
I <sub>OL</sub>	Low-level output current	INT	V <sub>OL</sub> = 0.4 V	1.06 V 10 3.6 V	4			mA
1	Input lookago gurront	P ports	V <sub>I</sub> = V <sub>CC</sub> or GND	1.08 V to 3.6 V			±1	
I <sub>I</sub>	Input leakage current	r poits	V <sub>I</sub> = 3.6 V	0 V			±1	μA
I <sub>I</sub>	Input leakage current	SCL, SDA, RESETZ	V <sub>I</sub> = V <sub>CC</sub> or GND	1.08 V to 3.6 V			±1	. Pro 1
l <sub>l</sub>	Input leakage current	A0, A1	V <sub>I</sub> = V <sub>CC</sub> or GND	1.08 V to 3.6 V			±1	μA

## 6.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
			SDA, RESET =VCC, P	3.6 V		11	15	
		Operating mode	ports, ADDR = V <sub>CC</sub> or GND,	2.7 V		8	10	
		(400 kHz)	$I/O = inputs, f_{SCL} = 400$	1.95 V		5	8	μA
			kHz	1.32 V		2	5	
			SDA, RESET = VCC, P	3.6 V			38	
		Operating mode	ports, ADDR = $V_{CC}$ or	2.7 V			28	
		(1 MHz)	GND, I/O = inputs, f <sub>SCL</sub> = 1	1.95 V			18	μA
	Quiescent current		MHz	1.32 V			15	
I <sub>CC</sub>			SDA, RESET = VCC, P port, ADDR = V <sub>CC</sub> or GND, I/O = inputs, I <sub>O</sub> = 0, f <sub>SCL</sub> = 0 kHz, -40 °C < T <sub>A</sub> $\leq$ 85 °C	3.6 V		1	2.5	
				2.7 V		0.8	2.0	
				1.95 V		0.6	1.6	
		Standby made		1.32 V		0.6	1.4	
		Standby mode	SDA, RESET = VCC. P port, ADDR = $V_{CC}$ or GND, I/O = inputs, I <sub>O</sub> = 0, f <sub>SCL</sub> = 0 kHz, 85 °C < T <sub>A</sub> ≤ 125 °C	3.6 V			7	
				2.7 V			6	
				1.95 V			5	
				1.32 V			4	
R <sub>pu(int)</sub>	internal pull-up resistance	P port			70	100	140	kΩ
R <sub>pd(int)</sub>	internal pull-down resistance	P port			10	100	140	N12
CI	Input pin capacitance	SCL	V <sub>I</sub> = V <sub>CC</sub> or GND	1.08 V to 3.6 V		2.5	3	pF
C		SDA	V <sub>IO</sub> = V <sub>CC</sub> or GND	1.08 V to 3.6 V		6	7	nE
CIO	Input-output pin capacitance	P port	V <sub>IO</sub> = V <sub>CC</sub> or GND	1.08 V to 3.6 V		6	7	pF

# 6.6 Timing Requirements

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
RESET				
t <sub>w</sub>	Reset pulse duration	80		ns
t <sub>REC</sub>	Reset recovery time	0		ns
t <sub>RESET</sub>	Time to reset	400		ns
P-Ports				
t <sub>PH</sub>	Minimum pulse width on P-Port that causes an interrupt	30		ns

# 6.7 I<sup>2</sup>C Bus Timing Requirements

		MIN	МАХ	UNIT
I <sup>2</sup> C Bus	s - Standard Mode	· · · · ·		
f <sub>scl</sub>	I <sup>2</sup> C clock frequency	0	100	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time	4		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time	4.7		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time		50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time	250		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time	0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time		1000	ns



# 6.7 I<sup>2</sup>C Bus Timing Requirements (continued)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10-pF to 400-pF bus		300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and start		4.7		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup	4.7		μs	
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold		4		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup	4		μs	
t <sub>vd(data)</sub>	Valid data time	SCL low to SDA output valid		3.45	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		3.45	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	pF
<sup>2</sup> C Bus -	- Fast Mode	1			
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		100		ns
sdh	I <sup>2</sup> C serial-data hold time		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time		20	300	ns
licf	I <sup>2</sup> C input fall time		20 × (V <sub>CC</sub> / 5.5 V)	300	ns
ocf	I <sup>2</sup> C output fall time	10-pF to 400-pF bus	20 × (V <sub>CC</sub> / 5.5 V)	300	ns
buf	I <sup>2</sup> C bus free time between stop and start		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		0.6		μs
t <sub>vd(data)</sub>	Valid data time	SCL low to SDA output valid		0.9	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		0.9	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	pF
<sup>2</sup> C Bus -	- Fast Mode Plus				
: scl	I <sup>2</sup> C clock frequency		0	1000	kHz
sch	I <sup>2</sup> C clock high time		0.26		μs
scl	I <sup>2</sup> C clock low time		0.5		μs
sp	I <sup>2</sup> C spike time			50	ns
sds	I <sup>2</sup> C serial-data setup time		50		ns
sdh	I <sup>2</sup> C serial-data hold time		0		ns
icr	I <sup>2</sup> C input rise time			120	ns
licf	I <sup>2</sup> C input fall time		20 × (V <sub>CC</sub> / 5.5 V)	120	ns
ocf	I <sup>2</sup> C output fall time	10-pF to 550-pF bus	20 × (V <sub>CC</sub> / 5.5 V)	120	ns
buf	I <sup>2</sup> C bus free time between stop and start		0.5		μs
sts	I <sup>2</sup> C start or repeated start condition setup		0.26		μs
sth	I <sup>2</sup> C start or repeated start condition hold		0.26		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		0.26		μs
t <sub>vd(data)</sub>	Valid data time	SCL low to SDA output valid		0.45	μs

7

# 6.7 I<sup>2</sup>C Bus Timing Requirements (continued)

over operating free-air temperature range (unless otherwise noted)


			MIN MAX	UNIT
t <sub>vd(ack)</sub>	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low	0.45	μs
Cb	I <sup>2</sup> C bus capacitive load		550	pF

## 6.8 Switching Characteristics


	PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
t <sub>iv</sub>	Interrupt valid time	P port	INT			1	μs
t <sub>ir</sub>	Interrupt reset delay time	SCL	INT			1	μs
t <sub>pv</sub>	Output data valid time	SCL	P port			400	ns
t <sub>ps</sub>	Input data setup time	P port	SCL	0			ns
t <sub>ph</sub>	Input data hold time	P port	SCL	300			ns



## **7 Parameter Measurement Information**



#### SDA LOAD CONFIGURATION




BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2, 3	P-port data


- A. C<sub>L</sub> includes probe and jig capacitance. tocf is measured with C<sub>L</sub> of 10 pF or 400 pF.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

## 図 7-1. I<sup>2</sup>C Interface Load Circuit and Voltage Waveforms










A. C<sub>L</sub> includes probe and jig capacitance.


B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.

C. All parameters and waveforms are not applicable to all devices.


#### 27-2. Interrupt Load Circuit and Voltage Waveforms







WRITE MODE  $(R/\overline{W} = 0)$ 




READ MODE (R/W = 1)

- A.  $C_L$  includes probe and jig capacitance.
- B.  $t_{pv}$  is measured from 0.7 × V<sub>CC</sub> on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

#### 図 7-3. P-Port Load Circuit and Timing Waveforms





- A.  $C_L$  includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

#### 図 7-4. Reset Load Circuits and Voltage Waveforms



# 8 Detailed Description

### 8.1 Overview


The TCAL9539 digital core consists of 8-bit data registers which allow the user to configure the I/O port characteristics. At power on or after a reset, the I/Os are configured as inputs. However, the system controller can configure the I/Os as either inputs or outputs by writing to the Configuration registers. The data for each input or output is kept in the corresponding Input Port or Output Port register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system controller. Additionally, the TCAL9539 has Agile I/O functionality which is specifically targeted to enhance the I/O ports. The Agile I/O features and registers include programmable output drive strength, programmable pull-up and pull-down resistors, latchable inputs, maskable interrupts, interrupt status register, and programmable open-drain or push-pull outputs. These configuration registers improve the I/O by increasing flexibility and allowing the user to optimize their design for power consumption, speed, and EMI.

Other features of the device include an interrupt that is generated on the  $\overline{\text{INT}}$  pin whenever an input port changes state. The device can be reset to its default state by applying a low logic level to the  $\overline{\text{RESET}}$  pin, issuing a software reset command, or by cycling power to the device and causing a power-on reset. The hardware selectable address pins allow multiple TCAL9539 devices to be connected to the same I<sup>2</sup>C bus.

The TCAL9539 open-drain interrupt ( $\overline{INT}$ ) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system controller that an input state has changed. The  $\overline{INT}$  pin can be connected to the interrupt input of a processor. By sending an interrupt signal on this line, the device can inform the processor if there is incoming data on the remote I/O ports without having to communicate via the I<sup>2</sup>C bus. Thus, the device can remain a simple responder device.

The system controller can reset the device in the event of a timeout or other improper operation by asserting a low on the RESET input pin or by cycling the power to the V<sub>CC</sub> pin and causing a power-on reset (POR). A reset puts the registers in their default state and initializes the I<sup>2</sup>C /SMBus state machine. The RESET feature and a POR cause the same reset/initialization to occur, but the RESET feature does so without needing to power down the device.

Two hardware pins (A0 and A1) can be used to program and vary the fixed  $I^2C$  address and allow mutiple devices to share the same  $I^2C$  bus or SMBus.




## 8.2 Functional Block Diagrams

A. All I/Os are set to inputs at reset.

#### 図 8-1. Logic Diagram (Positive Logic)





A. On power up or reset, all registers return to default values.

#### 図 8-2. Simplified Schematic of P0 to P7

#### 8.3 Feature Description

#### 8.3.1 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off (see Figure 8-2), which creates a high-impedance input. The input voltage may be raised above the supply voltage to a maximum of 3.6V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In this case, there are low-impedance paths between the I/O pin and either supply or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

#### 8.3.2 Adjustable Output Drive Strength

The Output drive strength registers allow the user to control the drive level of the GPIO. Each GPIO can be configured independently to one of the four possible current levels. By programming these bits the user is changing the number of transistor pairs or 'fingers' that drive the I/O pad. Figure 8-3 shows a simplified output stage. The behavior of the pad is affected by the Configuration register, the output port data, and the current control register. When the Current Control register bits are programmed to 10b, then only two of the fingers are active, reducing the current drive capability by 50%.

Reducing the current drive capability may be desirable to reduce system noise. When the output switches there is a peak current that is a function of the output drive selection. This peak current runs through the supply and GND package inductances and creates a noise (some radiated, but more critically Simultaneous Switching Noise (SSN)). In other words, switching many outputs at the same time will create ground and supply noise. The output drive strength control through the Output Drive Strength registers allows the user to mitigate SSN issues without the need of additional external components.

#### 8.3.3 Interrupt Output (INT)

An interrupt is generated by any rising or falling edge of the port inputs in the input mode provided the interrupt feature is unmasked. After time  $t_{iv}$ , the  $\overline{INT}$  signal is valid. Resetting the interrupt circuit is achieved when data on



the port is changed back to the original setting or when data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) bit after the rising edge of the SCL signal. Interrupts that occur during the ACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as INT.

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register.

The  $\overline{INT}$  output has an open-drain structure and requires an external pull-up resistor to V<sub>CC</sub>.

### 8.3.4 Reset Input (RESET)

The RESET input can be asserted to initialize the system while keeping the V<sub>CC</sub> supply at its operating level. A reset can be accomplished by holding the RESET pin low for a minimum of t<sub>W</sub>. The TCAL9539 registers and I<sup>2</sup>C/ SMBus state machine are changed to their default state once RESET is low (0). When RESET is high (1), the I/O levels at the P port can be changed externally or through the controller. This input requires a pull-up resistor to V<sub>CC</sub>, if no active connection is used. When RESET is toggled the input port register is updated to reflect the state of the GPIO pins.

#### 8.3.5 Software Reset Call

The Software Reset call is a command sent from the controller on the I2C bus that instructs all devices that support the command to be reset to the power-up default state. In order for it to function as expected, the I2C bus must be functional and no devices can be hanging the bus.

The Software Reset Call is defined as the following steps:

- 1. A start condition is sent by the I2C bus controller.
- 2. The address used is the reserved General Call I2C bus address '0000 0000' with the R/W bit set to 0. The byte sent is 0x00.
- 3. Any devices supporting the General Call functionality will ACK. If the R/W bit is set to 1 (read), the device will NACK.
- 4. Once the General Call address is acknowledged, the controller sends only 1 byte of data equal to 0x06. If the data byte is any other value, the device will not acknowledge or reset. If more than 1 byte is sent, no more bytes will be acknowledged, and the device will ignore the I2C message considering it invalid.
- 5. After the 1 byte of data (0x06) is sent, the controller sends a STOP condition to end the Software Reset sequence. A repeated START condition will be ignored by the device and no reset is performed.

One the above steps are completed successfully, the device will perform a reset. This will clear all register values back to power-on defaults. The input port register is also updated to reflect the state of the GPIO pins.

## 8.4 Device Functional Modes

#### 8.4.1 Power-On Reset

When power (from 0 V) is applied to V<sub>CC</sub>, an internal power-on reset holds the TCAL9539 in a reset condition until the supply has reached V<sub>POR</sub>. At that time, the reset condition is released, and the TCAL9539 registers and I<sup>2</sup>C/SMBus state machine initializes to their default states. After that, V<sub>CC</sub> must be lowered to below V<sub>PORF</sub> and back up to the operating voltage for a power-reset cycle.

## 8.5 Programming

#### 8.5.1 I<sup>2</sup>C Interface

The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

 $I^2C$  communication with this device is initiated by a controller sending a Start condition, a high-to-low transition on the SDA input/output, while the SCL input is high (see  $\boxtimes$  8-3). After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/ $\overline{W}$ ).

Copyright © 2022 Texas Instruments Incorporated




After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/ output during the high of the ACK-related clock pulse. The address input of the responder device must not be changed between the Start and the Stop conditions.

On the  $I^2C$  bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see  $\boxtimes$  8-4).


A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the controller (see  $\boxtimes$  8-3).

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period (see 🛛 8-5). When a responder receiver is addressed, it must generate an ACK after each byte is received. Similarly, the controller must generate an ACK after each byte that it receives from the responder transmitter. Setup and hold times must be met to ensure proper operation.

A controller receiver signals an end of data to the responder transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the responder. This is done by the controller receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the controller to generate a Stop condition.








🛛 8-4. Bit Transfer





## 図 8-5. Acknowledgment on the I<sup>2</sup>C Bus


表	3-1.	Interface	Definition
---	------	-----------	------------

BYTE		BIT									
DITE	7 (MSB)	6	5	4	3	2	1	0 (LSB)			
Device I <sup>2</sup> C address	Н	Н	Н	L	Н	A1	A0	R/ W			
I/O data bus	P07	P06	P05	P04	P03	P02	P01	P00			
	P17	P16	P15	P14	P13	P12	P11	P10			

## 8.6 Register Maps 8.6.1 Device Address

#### 0.0.1 Device Address

The address of the TCAL9539 is shown in  $\boxtimes$  8-6.



Fixed Programmable

#### 図 8-6. TCAL9539 Address

#### 表 8-2. Address Reference

Inp	outs	I <sup>2</sup> C BUS RESPONDER ADDRESS
A1	A0	TO BUS RESPONDER ADDRESS
L	L	116 (decimal), 74 (hexadecimal)
L	Н	117 (decimal), 75 (hexadecimal)
Н	L	118 (decimal), 76 (hexadecimal)
нн		119 (decimal), 77 (hexadecimal)

The last bit of the responder address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

#### 8.6.2 Control Register and Command Byte

Following the successful acknowledgment of the address byte, the bus controller sends a command byte, which is stored in the control register in the TCAL9539. The lower bits of this data byte reflect the internal registers (input, output, polarity inversion, or configuration) that are affected. Bit 6 in conjunction with the lower three bits of the Command byte are used to point to the extended features of the device (Agile IO). The command byte is sent only during a write transmission.

Once a new command has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent. Upon power-up, hardware reset, or software reset, the control register defaults to 00h.

B7	B6	B5	B4	В3	B2	B1	B0
----	----	----	----	----	----	----	----

凶 8-7.	Control	Register	Bits
--------	---------	----------	------

CONTROL REGISTER BITS						\$	-	COMMAND BYTE			POWER-UP	
B7	B6	B5	B4	B3	B2	B1	B0	(HEX)	REGISTER	PROTOCOL	DEFAULT	
0	0	0	0	0	0	0	0	00	Input Port 0	Read byte	XXXX XXXX	
0	0	0	0	0	0	0	1	01	Input Port 1	Read byte	XXXX XXXX	
0	0	0	0	0	0	1	0	02	Output Port 0	Read/write byte	1111 1111	
0	0	0	0	0	0	1	1	03	Output Port 1	Read/write byte	1111 1111	
0	0	0	0	0	1	0	0	04	Polarity Inversion 0	Read/write byte	0000 0000	
0	0	0	0	0	1	0	1	05	Polarity Inversion 1	Read/write byte	0000 0000	
0	0	0	0	0	1	1	0	06	Configuration 0	Read/write byte	1111 1111	
0	0	0	0	0	1	1	1	07	Configuration 1	Read/write byte	1111 1111	
0	1	0	0	0	0	0	0	40	Output Drive Strength 0	Read/write byte	1111 1111	
0	1	0	0	0	0	0	1	41	Output Drive Strength 0	Read/write byte	1111 1111	
0	1	0	0	0	0	1	0	42	Output Drive Strength 1	Read/write byte	1111 1111	
0	1	0	0	0	0	1	1	43	Output drive strength register 1	Read/write byte	1111 1111	
0	1	0	0	0	1	0	0	44	Input latch register 0	Read/write byte	0000 0000	
0	1	0	0	0	1	0	1	45	Input latch register 1	Read/write byte	0000 0000	
0	1	0	0	0	1	1	0	46	Pull-up/pull-down enable register 0	Read/write byte	0000 0000	
0	1	0	0	0	1	1	1	47	pull-up/pull-down enable register 1	Read/write byte	0000 0000	
0	1	0	0	1	0	0	0	48	pull-up/pull-down selection register 0	Read/write byte	1111 1111	
0	1	0	0	1	0	0	1	49	pull-up/pull-down selection register 1	Read/write byte	1111 1111	
0	1	0	0	1	0	1	0	4A	Interrupt mask register 0	Read/write byte	1111 1111	
0	1	0	0	1	0	1	1	4B	Interrupt mask register 1	Read/write byte	1111 1111	
0	1	0	0	1	1	0	0	4C	Interrupt status register 0	Read byte	0000 0000	
0	1	0	0	1	1	0	1	4D	Interrupt status register 1	Read byte	0000 0000	
0	1	0	0	1	1	1	1	4F	Output port configuration register	Read/write byte	0000 0000	

### 表 8-3. Command Byte



#### 8.6.3 Register Descriptions

The Input Port registers (registers 0 and 1) reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. The input port registers are read only. Writes to these registers have no effect. The default value (X) is determined by the externally applied logic level. Before a read operation, a write transmission is sent with the command byte to indicate to the I<sup>2</sup>C device that the Input Port register will be accessed next.

BIT I-07 I-06 I-05 I-04 I-03 I-02 I-01									
	1-07	1-00	1-05	1-04	1-05	1-02	1-01	I-00	
DEFAULT	X	Х	Х	X	Х	Х	Х	Х	
BIT	I-17	I-16	I-15	I-14	I-13	I-12	I-11	I-10	
DEFAULT	Х	Х	Х	Х	Х	Х	Х	Х	

#### 表 8-4. Registers 0 and 1 (Input Port Registers)

The Output Port registers (registers 2 and 3) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in these registers have no effect on pins defined as inputs. In turn, reads from these registers reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

		- <u>g</u>		(		- <u></u>	/	
BIT	O-07	O-06	O-05	O-04	O-03	O-02	O-01	O-00
DEFAULT	1	1	1	1	1	1	1	1
BIT	0-17	O-16	O-15	O-14	O-13	O-12	O-11	O-10
DEFAULT	1	1	1	1	1	1	1	1

#### 表 8-5. Registers 2 and 3 (Output Port Registers)

The Polarity Inversion registers (register 4 and 5) allow polarity inversion of pins defined as inputs by the Configuration register. If a bit in these registers is set (written with 1), the corresponding port pin polarity is inverted. If a bit in these registers is cleared (written with a 0), the corresponding port pin's original polarity is retained.

BIT	P-07	P-06	P-05	P-04	P-03	P-02	P-01	P-00
DEFAULT	0	0	0	0	0	0	0	0
BIT	P-17	P-16	P-15	P-14	P-13	P-12	P-11	P-10
DEFAULT	0	0	0	0	0	0	0	0

#### 表 8-6. Registers 4 and 5 (Polarity Inversion Registers)

The Configuration registers (registers 6 and 7) configure the direction of the I/O pins. If a bit in these registers is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in these registers is cleared to 0, the corresponding port pin is enabled as an output. Changing a port from an input to an output configuration will cause any interrupt associated with that port to be cleared.

BIT	C-07	C-06	C-05	C-04	C-03	C-02	C-01	C-00	
DEFAULT	1	1	1	1	1	1	1	1	
BIT	C-17	C-16	C-15	C-14	C-13	C-12	C-11	C-10	
DEFAULT	1	1	1	1	1	1	1	1	

#### 表 8-7. Registers 6 and 7 (Configuration Registers)

The output drive strength registers control the output drive level of the P port GPIO buffers. Each GPIO can be configured independently to the desired output current level by two register control bits. For example, Port P07 is controlled by register 41 (bits 7 and 6), port P06 is controlled by register 41 (bits 5 and 4), etc. The output drive level of the GPIO is programmed 00b = 0.25x drive strength, 01b = 0.5x drive strength, 10b = 0.75x drive strength, or 11b = 1x for full drive strength capability. See Section 9.2 for more details.



$\mathbf{z}$ 6-6. Registers 40, 41, 42, and 43 (Output Drive Strength Registers)										
BIT	CC-03	CC-03	CC-02	CC-02	CC-01	CC-01	CC-00	CC-00		
DEFAULT	1	1	1	1	1	1	1	1		
BIT	CC-07	CC-07	CC-06	CC-06	CC-05	CC-05	CC-04	CC-04		
DEFAULT	1	1	1	1	1	1	1	1		
BIT	CC-13	CC-13	CC-12	CC-12	CC-11	CC-11	CC-10	CC-10		
DEFAULT	1	1	1	1	1	1	1	1		
BIT	CC-17	CC-17	CC-16	CC-16	CC-15	CC-14	CC-14	CC-14		
DEFAULT	1	1	1	1	1	1	1	1		

The input latch registers enable and disable the input latch feature of the P port GPIO pins. These registers are effective only when the pin is configured as an input port. When an input latch register bit is 0, the corresponding input pin state is not latched. A state change in the corresponding input pin generates an input. A read of the input register clears the interrupt. If the input goes back to its initial logic state before the input port register is read, then the interrupt is cleared.

When an input latch register bit is set to 1, the corresponding input pin state is latched. A change of state of the input generates an interrupt and the input logic value is loaded into the corresponding bit of the input port register (registers 0 and 1). A read of the input port register clears the interrupt. However, if the input pin returns to its initial logic state before the input port register is read, then the interrupt is not cleared and the corresponding bit of the input port register keeps the logic value that initiated the interrupt. See Figure 16.

For example, if the P04 input was at a logic 0 state and then transitions to a logic 1 state followed by going back to the logic 0 state, the input port 0 register will capture this change and an interrupt will be generated (if unmasked). When the read is performed on the input port 0 register, the interrupt is cleared, assuming there were no additional inputs that have changed, and bit 4 of the input port 0 register will read '1'. The next read of the input port register bit 4 should now read '0'.

An interrupt remains active when a non-latched input simultaneously switches state with a latched input and then returns to its original state. A read of the input register reflects only the change of state of the latched input and also clears the interrupt. If the input latch register changes from a latched to a non-latched configuration, the interrupt will be cleared if the input logic value returns to its original state.

If the input pin is changed from a latched to a non-latched input, a read from the input port register reflects the current port logic level. If the input pin is changed from a non-latched to a latched input, the read from the input register reflects the latched logic level.

		-				_	-	
BIT	L-07	L-06	L-05	L-04	L-03	L-02	L-01	L-00
DEFAULT	0	0	0	0	0	0	0	0
BIT	L-17	L-16	L-15	L-14	L-13	L-12	L-11	L-10
DEFAULT	0	0	0	0	0	0	0	0

表 8-9. Registers 44 and 45 (Input Latch Registers)

The pull-up/pull-down enable registers allow the user to enable or disable pull-up/pull-down resistors on the GPIO pins. Setting the bit to logic 1 enables the selection of pull-up/pull-down resistors. Setting the bit to logic 0 disconnects the pull-up/pull-down resistors from the GPIO pins. The resistors will be disabled when the GPIO pins are configured as outputs See section 7.4.11. Use the pull-up/pull-down selection registers to select either a pull-up or pull-down resistor.

表 8-10. F	Registers	s 46 and	47 (Pull	-Up/Pull	-Down B	Enable F	Registers	5)

BIT	PE-07	PE-06	PE-05	PE-04	PE-03	PE-02	PE-01	PE-00
DEFAULT	0	0	0	0	0	0	0	0
BIT	PE-17	PE-16	PE-15	PE-14	PE-13	PE-12	PE-11	PE-10

#### 表 8-10. Registers 46 and 47 (Pull-Up/Pull-Down Enable Registers) (continued)

BIT PE-07 PE-06 PE-05 PE-04 PE-03 PE-02 PE-01							PE-00	
	F L-07	F L-00	F L-03	F L-04	F L-03	F L-V2		F L-00
DEFAULT	0	0	0	0	0	0	0	0

The pull-up/pull-down selection registers allow the user to configure each GPIO to have a pull-up or pull-down resistor by programming the respective register bit. Setting a bit to a logic 1 selects a 100 k $\Omega$  pull-up resistor for that GPIO pin. Setting a bit to logic 0 selects a 100 k $\Omega$  pull-down resistor for that GPIO pin. If the pull-up/pull-down feature is disabled via registers 46 and 47, writing to these registers will have no effect on the GPIO pin.

BIT	PUD-07	PUD-06	PUD-05	PUD-04	PUD-03	PUD-02	PUD-01	PUD-00	
DEFAULT	1	1	1	1	1	1	1	1	
BIT	PUD-17	PUD-16	PUD-15	PUD-14	PUD-13	PUD-12	PUD-11	PUD-10	
DEFAULT	1	1	1	1	1	1	1	1	

#### 表 8-11. Registers 48 and 49 (Pull-Up/Pull-Down Selection Registers)

The Interrupt mask registers are defaulted to logic 1 upon power-on, disabling interrupts during system start-up. Interrupts may be enabled by setting corresponding mask bits to logic 0.

If an input changes state and the corresponding bit in the interrupt mask register is set to 1, the interrupt is masked and the interrupt pin is not asserted. If the corresponding bit in the interrupt mask register is set to 0, the interrupt pin will be asserted.

When an input changes state and the resulting interrupt is masked, setting the interrupt mask register bit to 0 causes the interrupt pin to be asserted. If the interrupt mask bit of an input that is already currently the source of an interrupt is set to 1, the interrupt pin will be de-asserted.

20 22	-12. 109	131013 4			upt mas	K Kegisi	.013/	
BIT	M-07	M-06	M-05	M-04	M-03	M-02	M-01	M-00
DEFAULT	1	1	1	1	1	1	1	1
BIT	M-17	M-16	M-15	M-14	M-13	M-12	M-11	M-10
DEFAULT	1	1	1	1	1	1	1	1

#### 表 8-12. Registers 4A and 4B (Interrupt Mask Registers)

The Interrupt status registers are read only registers used to identify the source of an interrupt. When read, a logic 1 indicates that the corresponding input pin was the source of the interrupt. A logic 0 indicates that the input pin is not the source of an interrupt. When a corresponding bit in the interrupt mask register is set to 1 (masked), the interrupt status bit will return to logic 0.



12 0-	is. Reg				ipi olali	is itegis	lei 3j	
BIT	S-07	S-06	S-05	S-04	S-03	S-02	S-01	S-00
DEFAULT	0	0	0	0	0	0	0	0
BIT	S-17	S-16	S-15	S-14	S-13	S-12	S-11	S-10
DEFAULT	0	0	0	0	0	0	0	0

The output port configuration register selects port-wise push-pull or open-drain I/O stage. A logic 0 configures the I/O as push-pull (Q1 and Q2 are active, see Figure 8-2). A logic 1 configures the I/O as open-drain (Q1 is disabled, Q2 is active) and the recommended command sequence is to program this register (4F) before the Configuration register (06 and 07) sets the port pins as outputs.

ODEN0 configures Port 0X and ODEN1 configures Port 1X.

BIT	Reserved							ODEN-0
DEFAULT	0	0	0	0	0	0	0	0

#### 8.6.4 Bus Transactions


Data is exchanged between the controller and TCAL9539 through write and read commands.

#### 8.6.4.1 Writes

Data is transmitted to the TCAL9539 by sending the device address and setting the least-significant bit (LSB) to a logic 0 (see  $\boxtimes$  8-6 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission.

Twenty-two registers within the TCAL9539 are configured to operate as eleven register pairs. The eleven pairs are input port, output port, polarity inversion, configuration, output drive strength (two 16-bit registers), input latch, pull-up/pull-down enable, pull-up/pulldown selection, interrupt mask, and interrupt status registers. After sending data to one register, the next data byte is sent to the other register in the pair (see  $\boxtimes$  8-8 and  $\boxtimes$  8-9). For example, if the first byte is sent to Output Port 1 (register 3), the next byte is stored in Output Port 0 (register 2).

There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit register pair may be updated independently of the other registers.











図 8-9. Write to Configuration or Polarity Inversion Registers

#### 8.6.4.2 Reads


The bus controller first must send the TCAL9539 address with the LSB set to a logic 0 (see  $\boxtimes$  8-6 for device address). The command byte is sent after the address and determines which register is accessed.

After a restart, the device address is sent again, but this time the least significant bit is set to a logic 1. Data from the register defined by the command byte is sent by the TCAL9539 (see  $\boxtimes$  8-10 and  $\boxtimes$  8-11). Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but the data now reflects the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0. There is no limit on the number of data bytes received in one read transmission, but on the final byte received the bus master must not acknowledge the data. After a subsequent restart, the command byte contains the value of the next register to be read in the pair. For example, if Input Port 1 was read last before the restart, the register that is read after the restart is the Input Port 0.



🖾 8-10. Read From Register

#### TCAL9539 JAJSN07 – JULY 2022



- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and responder address call between the initial responder address call and actual data transfer from P port (see 🛛 8-10).



Texas

INSTRUMENTS



## 9 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

Applications of the TCAL9539 use this device connected as a responder to an I2C controller (processor), and the I2C bus may contain any number of other responder devices. The TCAL9539 is in a remote location from the controller, placed close to the GPIOs to which the controller needs to monitor or control.

#### 9.2 Typical Application

☑ 9-1 shows an application in which the TCAL9539 can be used.



- A. Device address configured as 1110000 for this example.
- B. P00, P02, and P03 are configured as outputs.
- C. P01 and P04 to P017 are configured as inputs.
- D. Resistors are required for inputs (on P port) that may float. If a driver to an input will never let the input float, a resistor is not needed. Outputs (in the P port) do not need pullup resistors.

## 9-1. Typical Application Schematic



#### 9.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE						
Supply Voltage (V <sub>CC</sub> )	1.8 V						
Output current rating, P-port sinking (I <sub>OL</sub> )	25 mA						
Output current rating, P-port sourcing (I <sub>OH</sub> )	10 mA						
l <sup>2</sup> C bus clock (SCL) speed	1 MHz						

#### 表 9-1. Design Parameters

#### 9.2.2 Detailed Design Procedure

The pull-up resistors, R<sub>P</sub>, for the SCL and SDA lines need to be selected appropriately and take into consideration the total capacitance of all responders on the I<sup>2</sup>C bus. The minimum pull-up resistance is a function of V<sub>CC</sub>, V<sub>OL,(max)</sub>, and I<sub>OL</sub>:

$$R_{p(min)} = \frac{V_{CC} - V_{OL(max)}}{I_{OL}}$$
<sup>(1)</sup>

The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (120 ns for fast-mode-plus operation,  $f_{SCL}$  = 1 MHz) and bus capacitance,  $C_b$ :


$$\mathsf{R}_{\mathsf{p}(\mathsf{max})} = \frac{\mathsf{t}_{\mathsf{r}}}{0.8473 \times \mathsf{C}_{\mathsf{b}}} \tag{2}$$

The maximum bus capacitance for an  $I^2C$  bus must not exceed 400 pF for standard-mode or fast-mode operation, or 550pF for fast-mode-plus. The bus capacitance can be approximated by adding the capacitance of the TCAL9539, C<sub>i</sub> for SCL or C<sub>io</sub> for SDA, the capacitance of wires/connections/traces, and the capacitance of additional responders on the bus.

#### 9.2.2.1 Minimizing I<sub>CC</sub> When I/Os Control LEDs


When the I/Os are used to control LEDs, normally they are connected to V through a resistor as shown in  $\boxtimes$  9-2. For a P-port configured as an input, current consumption increases as V<sub>1</sub> becomes lower than V. The LED is a diode, with threshold voltage V<sub>T</sub>, and when a P-port is configured as an input the LED are off, but V<sub>1</sub> is a V<sub>T</sub> drop below V<sub>CC</sub>.

For battery-powered applications, it is essential that the voltage of P-ports controlling LEDs is greater than or equal to V when the P-ports are configured as input to minimize current consumption.  $\boxtimes$  9-2 shows a high-value resistor in parallel with the LED.  $\boxtimes$  9-3 shows V less than the LED supply voltage by at least V<sub>T</sub>. Both of these methods maintain the I/O V<sub>I</sub> at or above V and prevent additional supply current consumption when the P-port is configured as an input and the LED is off.




**2** 9-2. High-Value Resistor in Parallel with LED





9-3. Device Supplied by a Lower Voltage





# 9.3 Power Supply Recommendations

# 9.3.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCAL9539 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in  $\boxtimes$  9-6 and  $\boxtimes$  9-7.




図 9-6. V is lowered below 0.2 V or 0 V and then ramped up






図 9-7. V is lowered below the POR threshold, then ramped back up


表 9-2 specifies the performance of the power-on reset feature for TCAL9539 for both types of power-on reset.

	PARAMETER <sup>(1)</sup> <sup>(2)</sup>		MIN	TYP	MAX	UNIT
t <sub>FT</sub>	Fall rate	See 🗵 9-6	0.1		2000	ms
t <sub>RT</sub>	Rise rate	See 🗵 9-6	0.1		2000	ms
t <sub>TRR_GND</sub>	Time to re-ramp (when $V_{CC}$ drops to GND)	See 🗵 9-6	1			μs
t <sub>TRR_POR50</sub>	Time to re-ramp (when $V_{CC}$ drops to $V_{POR\_MIN}$ – 50 mV)	See 🗵 9-7	1			μs
V <sub>CC_GH</sub>	Level that V can glitch down to, but not cause a functional disruption when V = 1 $\mu s$	See 🗵 9-8			1.0	V
t <sub>GW</sub>	Glitch width that will not cause a functional disruption when V = 0.5 × $V_{CCx}$	See 🗵 9-8			10	μs
V <sub>PORF</sub>	Voltage trip point of POR on falling $V_{CC}$		0.6			V
V <sub>PORR</sub>	Voltage trip point of POR on rising V <sub>CC</sub>				1.0	V

(1)  $T_A = 25^{\circ}C$  (unless otherwise noted).


(2) Not tested. Specified by design.

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance.  $\boxtimes$  9-8 and  $\stackrel{}{=} 9-2$  provide more information on how to measure these specifications.



#### 🗵 9-8. Glitch Width and Glitch Height

 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the V being lowered to or from 0.  $\boxtimes$  9-9 and  $\gtrsim$  9-2 provide more details on this specification.



# 9.4 Layout

### 9.4.1 Layout Guidelines

For printed circuit board (PCB) layout of the TCAL9539, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedance and differential pairs are not a concern for I<sup>2</sup>C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and decoupling capacitors are commonly used to control the voltage on the supply pins, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple. These capacitors should be placed as close to the TCAL9539 as possible. These best practices are shown in  $\mathbb{X}$  9-10.

For the layout example provided in  $\boxtimes$  9-10, it is possible to fabricate a PCB with only 2 layers by using the top layer for signal routing and the bottom layer as a split plane for power and ground (GND). However, a 4 layer board is preferable for boards with higher density signal routing. On a 4 layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to power or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, but this technique is not demonstrated in  $\boxtimes$  9-10.



#### 9.4.2 Layout Example




図 9-10. TCAL9539 Layout



# 10 Device and Documentation Support

### **10.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 10.2 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

## 10.3 Trademarks

**TI E2E<sup>™</sup>** is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

#### **10.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.5 Glossary


TI Glossary This glossary lists and explains terms, acronyms, and definitions.

# 11 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### **11.1 Tape and Reel Information**







Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PTCAL9539PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
PTCAL9538RTWR	WQFN	RTW	24	3000	356.0	35.0	35.0



### 11.2 Mechanical Data


**PW0024A** 



## **PACKAGE OUTLINE**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.

- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
  5. Reference JEDEC registration MO-153.






PW0024A

# EXAMPLE BOARD LAYOUT

#### **TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




PW0024A



# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.9. Board assembly site may have different recommendations for stencil design.






**RTW0024J** 

### **PACKAGE OUTLINE**



#### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing

per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

www.ti.com




# **EXAMPLE BOARD LAYOUT**

# RTW0024J

#### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




#### **EXAMPLE STENCIL DESIGN**

#### RTW0024J

#### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com



#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TCAL9539PWR	ACTIVE	TSSOP	PW	24	3000	RoHS & Green	(-)	Level-1-260C-UNLIM	-40 to 125	TL9539	Samples
TCAL9539RTWR	ACTIVE	WQFN	RTW	24	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TCAL 9539	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

#### OTHER QUALIFIED VERSIONS OF TCAL9539 :

• Automotive : TCAL9539-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## **PW0024A**



### **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



### PW0024A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### PW0024A

## **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **RTW 24**


### 4 x 4, 0.5 mm pitch

### **GENERIC PACKAGE VIEW**

#### WQFN - 0.8 mm max height


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





### **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  F. Falls within JEDEC M0-220.



### RTW (S-PWQFN-N24)


### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




#### NOTES: A. All linear dimensions are in millimeters



RTW (S-PWQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### 重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated