

# Design Voltage Margining Circuit for UCD90xxx Power Sequencer and System Manager

Zhiyuan Hu, Luke Lu

## ABSTRACT

The UCD90xxx power sequencer and system manager provides margining function to trim output voltage of analog point-of-load converters. This application report discusses design considerations and provides a design procedure of the margining circuit.

### Contents

1	Introduction .....	2
2	Design Considerations .....	2
3	Design Procedure .....	10
4	Fusion GUI Configuration .....	13
5	Debugging Hints .....	16
6	Conclusion .....	16

### List of Figures

1	Closed-Loop Margining Circuit .....	2
2	Equivalent Circuit at Maximum and Minimum $V_{out}$ .....	2
3	Equivalent Circuit of RC Filter .....	4
4	Block Diagram Without Margining Circuit .....	5
5	Block Diagram With Margining Circuit .....	6
6	Example of $V_{C1}$ to $V_{out}$ Attenuation by Loop Response (Type-2) .....	6
7	Block Diagram With Margining Circuit (Type-3 Compensator) .....	7
8	Equivalent Circuit in Normal Operation .....	8
9	Pin Assignment Window .....	13
10	Trim/Margining Configuration Window .....	14
11	<i>OPERATION</i> Command Window .....	15
12	GPI Configuration Window .....	15
13	PMBus Log Window .....	16


## Trademarks

Fusion Digital Power is a trademark of Texas Instruments.  
PMBus is a trademark of SMIF, Inc.  
All other trademarks are the property of their respective owners.

## 1 Introduction

The UCD90xxx power sequencer and system manager provides margining function to trim output voltage of analog point-of-load converters. This function can be used to facilitate voltage corner testing, which verifies the robustness of a product, as well as to actively trim output voltages in normal operation mode.

The UCD90xxx devices use digital pulse width modulator (DPWM) to implement the margining function. [Figure 1](#) shows a closed-loop margining circuit. The UCD90xxx device outputs a pulse width modulation (PWM) signal, which is filtered by an RC filter formed by R4 and C1. The DC component of C1 voltage is controlled by the PWM duty cycle. The voltage on C1 sources or sinks current from the FB node through R3 and, thus, changes the output voltage. The UCD90xxx compares the rail voltage and the targeted value and slowly adjusts the duty cycle. The margin control loop is so slow that it does not affect the power \ feedback loop of the converter.




**Figure 1. Closed-Loop Margining Circuit**

This application report discusses the selection of the margin DPWM frequency, initial duty cycle, and component values of R3, R4, and C1. An Excel worksheet is available to carry out the calculation discussed in this application report ([UCD90xxx Voltage Margining Circuit Design Tool](#)).

## 2 Design Considerations

### 2.1 Resistor Values and Regulation Range

The maximum and minimum  $V_{out}$  occurs when the margin PWM duty cycle is 0 and 100%, respectively. [Figure 2](#) shows the equivalent circuit. The minimum and maximum output voltages with margining circuit are derived in [Equation 2](#) and [Equation 3](#), respectively.



**Figure 2. Equivalent Circuit at Maximum and Minimum  $V_{out}$**

$$V_{\text{out,nom}} = V_{\text{ref}} \times \frac{R_1 + R_2}{R_2} \quad (1)$$

$$V_{\text{out,min}} = V_{\text{out,nom}} + R_1 \times \left( \frac{V_{\text{ref}} - V_{\text{OH}}}{R_3 + R_4} \right) \quad (2)$$

$$V_{\text{out,max}} = V_{\text{out,nom}} + R_1 \times \left( \frac{V_{\text{ref}} - V_{\text{OL}}}{R_3 + R_4} \right)$$

where

- $V_{\text{out,nom}}$  is the nominal output voltage determined by resistor divider values
  - $V_{\text{OH}}$  is the PWM high-level output voltage
  - $V_{\text{OL}}$  is the PWM low-level output voltage
  - $V_{\text{ref}}$  is the reference voltage of the power supply
- (3)

Based on [Equation 2](#) and [Equation 3](#), the sum of R3 and R4 is determined by the desired margin low or margin high values, whichever results in a smaller R3+R4 value. [Equation 4](#) and [Equation 5](#) can be used to calculate R3+R4 value for margin low and margin high scenarios, respectively.

$$R_3 + R_4 = \frac{R_1 (V_{\text{OH}} - V_{\text{ref}})}{V_{\text{out,nom}} - V_{\text{out,low}}} \quad (4)$$

$$R_3 + R_4 = \frac{R_1 (V_{\text{ref}} - V_{\text{OL}})}{V_{\text{out,high}} - V_{\text{out,nom}}} \quad (5)$$

The above equations still hold true when R2 is not present in some applications.

## 2.2 DPWM Frequency and $V_{\text{out}}$ Resolution

The DPWM signals are generated from an internal clock. The number of quantization steps in each DPWM period is inversely proportional to the DPWM frequency. [Equation 6](#) shows this relationship.

$$n = \frac{F_{\text{CLK}}}{F_{\text{PWM}}}$$

where

- $n$  is the number of quantization steps in a DPWM period
  - $F_{\text{CLK}}$  is the internal clock frequency
  - $F_{\text{PWM}}$  is the DPWM frequency
- (6)

The DPWM duty cycle can only have an integer number of quantization steps. As a result, the  $V_{\text{out}}$  controlled by the margin DPWM has finite resolution. The  $V_{\text{out}}$  step size equals the full voltage margining range divided by the number of quantization steps in a period, as shown in [Equation 7](#).

$$V_{\text{out,step}} = \frac{V_{\text{out,max}} - V_{\text{out,min}}}{n} = \frac{V_{\text{out,max}} - V_{\text{out,min}}}{F_{\text{CLK}}} F_{\text{PWM}} \quad (7)$$

Apparently, the  $V_{\text{out}}$  step size is proportional to the  $V_{\text{out}}$  margining range and the DPWM frequency.

In margin mode and Active Trim mode, the UCD90xxx controls  $V_{out}$  with a very slow feedback loop. The loop is executed approximately once every 500  $\mu$ s. If the sampled  $V_{out}$  is unequal to the target value, the DPWM duty cycle changes by one quantization step towards the direction to minimize the error. Because  $V_{out}$  has voltage ripple and the analog-to-digital converter (ADC) has sampling noise, it can be expected that the DPWM duty cycle fluctuates by  $\pm 1$  least significant bit (LSB) during margining and Active Trim operations, which causes  $V_{out}$  to slightly fluctuate around the targeted margin or trim value.

To minimize the voltage fluctuation,  $V_{out}$  step size should be reduced in order for the  $V_{out}$  fluctuation, due to the  $\pm 1$  LSB duty cycle fluctuation, is acceptable. According to Equation 7, the DPWM frequency can be reduced to achieve this goal. The optimal DPWM frequency is calculated by making  $V_{out,step}$  an acceptable value then deriving the switching frequency accordingly. For example,  $V_{out,step}$  can be arbitrarily set to 1 mV, then the margin DPWM frequency can be determined by Equation 8.

$$F_{PWM} = \frac{V_{out,step} F_{CLK}}{V_{out,max} - V_{out,min}} \quad (8)$$

## 2.3 Margin DPWM Output Filtering


The square-wave signal from the margin DPWM should be sufficiently filtered so only the DC component shows effect on  $V_{out}$ .

There are two filtering mechanisms:

1. RC filter in the margining circuit
2. Loop response of the power supply

### 2.3.1 Attenuation by RC Filter

As shown in Figure 1, the RC filter is formed by R4 and C1. The voltage of C1 is connected to FB node through R3. Assuming the error amplifier is ideal, the FB node voltage is a DC voltage equal to the reference voltage. For AC analysis, the equivalent circuit of the RC filter can be drawn as in Figure 3.



**Figure 3. Equivalent Circuit of RC Filter**

The amplitude of the AC voltage on C1 can be estimated by Equation 9. The lower case  $v$  denotes AC voltage component.

$$V_{C1} = \left| \frac{V_{PWM,1} R_3 Z_{C1}}{R_3 R_4 + (R_3 + R_4) Z_{C1}} \right|$$

where

- $Z_{C1}$  is the C1 impedance at the DPWM frequency
  - $v_{PWM,1}$  is the amplitude of the fundamental harmonic of the DPWM square-wave output
- (9)

Only the fundamental harmonic is considered for simplicity. As shown in Equation 10, higher-order harmonics have more attenuation by the loop response of the power supply and are, thus, negligible. The  $V_{PWM,1}$  is determined by Fourier series:

$$V_{PWM,1} = \frac{2(V_{OH} - V_{OL})\sin(\pi D)}{\pi}$$

where

- D is the duty cycle of the margin DPWM (10)

The biggest  $V_{PWM,1}$  value occurs at  $D=0.5$ .


### 2.3.2 Attenuation by Loop Response

The voltage ripple on C1 is further attenuated by the loop response of the power supply. The following analysis shows how to estimate the attenuation.

First, consider a power supply without the margining circuit. If there is a break in the loop at point A, the compensated open-loop transfer function,  $G(s)$ , is defined in Figure 4 and Equation 11.


$$G(s) = \frac{\hat{V}_{out}(s)}{\hat{V}_A(s)} \tag{11}$$

$G(s)$  includes both power stage and compensator's transfer functions, which can be obtained from modeling or circuit measurement.  $G(s)$  should be available information to power supply designers.



**Figure 4. Block Diagram Without Margining Circuit**


Next consider a power supply with the margining circuit, as shown in Figure 5. The transfer function of the power supply from  $V_{C1}$  to  $V_{out}$  is in Equation 12.



**Figure 5. Block Diagram With Margining Circuit**

$$T(s) = \frac{\hat{V}_{out}(s)}{\hat{V}_{C1}(s)} = \frac{R_1}{R_3} \frac{G(s)}{1 - G(s)} \quad (12)$$

Based on Equation 12, it can be predicted that when  $R1=R3$ , the transfer function from  $V_{C1}$  to  $V_{out}$  is identical to the closed-loop transfer function of the original power supply. Figure 6 provides simulation results to verify the above conclusion supply: below the cross-over frequency, the closed-loop gain is 0 dB, and above the cross-over frequency, the closed-loop gain is equal to open-loop gain.



**Figure 6. Example of  $V_{C1}$  to  $V_{out}$  Attenuation by Loop Response (Type-2)**

The loop gain of the power supply at the margin DPWM frequency can be observed on the Bode plot, estimated from cross-over frequency, or calculated from the mathematical model. The voltage gain from  $V_{C1}$  to  $V_{out}$  at the margin DPWM frequency can be calculated from Equation 13.

$$\frac{\hat{v}_{out}(2\pi F_{P_{PWM}})}{\hat{v}_{C1}(2\pi F_{P_{PWM}})} = \frac{R_1}{R_3} \frac{G(2\pi F_{P_{PWM}})}{1 - G(2\pi F_{P_{PWM}})} \quad (13)$$

For the Type-3 compensator, there is an R-C network in parallel with R1. In this case, Z1 should be used to replace R1 as shown in Figure 7 and Equation 14.




Figure 7. Block Diagram With Margining Circuit (Type-3 Compensator)

$$\frac{\hat{v}_{out}(2\pi F_{P_{PWM}})}{\hat{v}_{C1}(2\pi F_{P_{PWM}})} = \frac{|Z_1(2\pi F_{P_{PWM}})|}{R_3} \frac{G(2\pi F_{P_{PWM}})}{1 - G(2\pi F_{P_{PWM}})}$$

$$Z_1(2\pi F_{P_{PWM}}) = \frac{R_1 \left( R_a + \frac{1}{j2\pi F_{P_{PWM}} C_a} \right)}{R_1 + R_a + \frac{1}{j2\pi F_{P_{PWM}} C_a}} \quad (14)$$

For simplicity, the Type-3 compensator can also use Equation 13 instead of Equation 14.

In conclusion, if the margin DPWM frequency is above the loop cross-over frequency, which is usually the case, the compensator provides significant attenuation. A large R3 value compared to R1 (or Z1) also provides attenuation. The C1 value should be selected to provide additional attenuation in order to eliminate  $V_{out}$  voltage ripple at the margin DPWM frequency.

For switch mode power supply only (not applicable to LDO), an additional frequency component that requires attenuation is the alias generated by the power supply switching frequency ( $F_{sw}$ ) and the margin DPWM frequency ( $F_{P_{PWM}}$ ). Due to the sampling nature of the PWM, the  $V_{C1}$  ripple is injected into compensated error signal, which is then sampled at the PWM fall edges. If the  $V_{C1}$  ripple frequency is greater than  $\frac{1}{2} F_{sw}$ , alias frequencies occur at output.

The alias frequencies can be calculated by Equation 15.

$$F_{alias} = \left| \pm k \times F_{SW} \pm F_{P_{PWM}} \right|, k = 1, 2, 3... \quad (15)$$

The lowest alias frequency ( $F_a$ ) occurs in the first Nyquist zone ( $\leq \frac{1}{2} F_{sw}$ ), which is the most difficult to filter.  $F_a$  frequency can be calculated by Equation 16.

$$m = \text{floor}\left(\frac{F_{PWM}}{F_{SW}}\right)$$


$$F_a = \min\left(|F_{PWM} - m \times F_{SW}|, |F_{PWM} - (m+1) \times F_{SW}|\right) \quad (16)$$

The margin DPWM frequency should be selected such that  $F_a$  is at its highest possible value ( $\frac{1}{2} F_{sw}$ ).

$$F_{PWM} = \left(m + \frac{1}{2}\right) \times F_{SW}, m = 0, 1, 2 \dots \quad (17)$$

## 2.4 Impact on Power Supply Normal Operation

When not in margin or Active Trim mode, the margin DPWM pin is in high-impedance state. The branch formed by R3 and C1 is in parallel with R2, as shown in Figure 8.



**Figure 8. Equivalent Circuit in Normal Operation**

Assuming the error amplifier in the controller is an ideal op-amp, the VFB is a DC voltage equal to the reference voltage. In this case, there is no small-signal current flowing through the R3-C1 branch, thus, it has no impact to the loop transfer of the power supply function.

Real-world error amplifier has limited gain-bandwidth product, but the op-amp gain at the cross-over frequency should be still greater than 100. Consider the case where there is a voltage disturbance on  $V_{out}$  at the cross-over frequency. Because the closed-loop gain is 1 at cross-over frequency and the error amplifier still has a gain of 100, the voltage disturbance on VFB is about 1/100 of that on  $V_{out}$ . Assuming  $R3=10 \cdot R1$ , the small-signal current flowing through R3 is only 0.1% of that flowing through R1. Therefore, the impact of the R3-C1 branch on the transfer function of the power supply is negligible.

## 2.5 Impact on Power Supply Soft Start

During closed-loop soft start, the FB node voltage ramps up with the reference voltage. C1 voltage is initially zero. Current must flow from FB node to C1 to charge the capacitor. The additional charge current to C1 is from  $V_{out}$  flowing through R1. Therefore, when C1 is charging,  $V_{out}$  is higher than the reference voltage determined value. At the end of the soft start ramp, there is a possibility to overshoot.

In reality, the actual  $V_{out}$  ramp lags VFB ramp because the system has a steady state error for a slope input. At the end of VFB ramp, the  $V_{out}$  lag cancels the overshoot. The VFB ramp is often flattened near the end of the ramp, which reduces the current in R3 and thus reduces the overshoot. Therefore, the actual overshoot is often invisible. The following simplified math model is for sanity check and for reference only.



Assuming the soft start ramp is strictly linear, the VFB can be expressed as a function of time.

$$V_{FB}(t) = \frac{V_{ref}}{t_{rise}} \times t$$

where

- $t_{rise}$  is the soft start rise time (18)

If the ramp is infinitely long, the R3 current achieves a steady state.

$$I_{R3}(\infty) = \frac{V_{ref}}{t_{rise}} \times C_1 \quad (19)$$

The R3 current as a function of time can then be derived as:

$$I_{R3}(t) = I_{R3}(\infty) \times \left( 1 - e^{-\frac{t}{R3 \times C1}} \right) \quad (20)$$

At the end of soft start ramp, the voltage overshoot caused by C1 charging is:

$$\Delta V_{out} = I_{R3}(t_{rise}) \times R_1 = \frac{V_{ref}}{t_{rise}} \times R_1 \times C_1 \times \left( 1 - e^{-\frac{t_{rise}}{R3 \times C1}} \right) \quad (21)$$

**Equation 21** can be used to check overshoot voltage at the end of soft start ramp. The actual overshoot amount is often ~50-mV smaller than predicted because the soft start ramp is often flattened and gradually merges into steady state near the end. This calculation is for information only. If the overshoot is too large, the C1 value needs to be decreased.

To minimize C1 value needed:

1. Make  $R3=R4$  ( $R3+R4$  is fixed, which is discussed in [Section 2.1](#)).
2. Reduce the Margin High/Low range so that the larger  $R3+R4$  value can be used.
3. Increase the R1 value so that larger  $R3+R4$  value can be used.
4. Allow a higher ripple at  $V_{out}$ .

Alternately, increasing soft start rise time can also reduce overshoot.

## 2.6 Initial Duty Cycle

The UCD90xxx adjusts the margin DPWM duty cycle by one LSB every 500  $\mu$ s. If the initial duty cycle setting is far from the steady state value, it causes sudden  $V_{out}$  change when margining and Active Trim function is activated.

The suggested initial duty cycle is calculated by [Equation 22](#). The initial DC output voltage of the margin DPWM's is equal to the reference voltage, which allows the UCD90xxx to gradually bring  $V_{out}$  to the targeted Margin High/Low level.

$$D_{init} = \frac{V_{ref} - V_{OL}}{V_{OH} - V_{OL}} \quad (22)$$

### 3 Design Procedure

**Step 1:** Use Equation 23 to calculate nominal output voltage.  $V_{ref}$  is the reference voltage of the power supply controller.

$$V_{out,nom} = V_{ref} \times \frac{R_1 + R_2}{R_2} \quad (23)$$

**Step 2:** Use Equation 24 to calculate initial margin DPWM duty cycle.  $V_{OH}$  and  $V_{OL}$  are output high and output low voltage levels of DPWM pins. Typical values are  $V_{OH} = 3.2$  V and  $V_{OL} = 0$  V.

$$D_{init} = \frac{V_{ref} - V_{OL}}{V_{OH} - V_{OL}} \quad (24)$$

**Step 3:** Use Equation 25 and Equation 26 to estimate the margin DPWM pin current.  $V_{out,low}$  is the margin-low output voltage, which must be less than  $V_{out,nom}$ .  $V_{out,high}$  is the margin-high output voltage, which must be greater than  $V_{out,nom}$ .

If the higher current value of the two is greater than 1 mA, increase the R1 and R2 values. In general, larger R1 and R2 values are preferred to reduce the current of the margin DPWM pin.

$$I_{DPWM} = \frac{V_{out,high} - V_{out,nom}}{R_1} \quad (25)$$

$$I_{DPWM} = \frac{V_{out,nom} - V_{out,low}}{R_1} \quad (26)$$

**Step 4:** Use Equation 27 and Equation 28 to calculate R3 and R4 values. The smaller value of the two should be selected. The actual resistor value must be equal to or less than the calculated value.

$$R_3 = R_4 = \frac{R_1 (V_{OH} - V_{ref})}{2(V_{out,nom} - V_{out,low})} \quad (27)$$

$$R_3 = R_4 = \frac{R_1 (V_{ref} - V_{OL})}{2(V_{out,high} - V_{out,nom})} \quad (28)$$

**Step 5:** Use Equation 29 to calculate maximum margin DPWM frequency that provides sufficient  $V_{out}$  resolution.

$$F_{PWM,max} = \frac{V_{out,step} F_{CLK}}{V_{out,max} - V_{out,min}} \quad (29)$$

$V_{out,step}$  is the allowed  $V_{out}$  fluctuation in margining and Active Trim mode. Larger  $V_{out,step}$  allows for higher margin DPWM frequency. A good starting point is  $V_{out,step} = 0.1\% V_{out,nom}$ .

$V_{out,min}$  and  $V_{out,max}$  are the output voltage levels when margin DPWM is at 100% and 0% duty cycle, respectively. The voltage levels can be calculated from Equation 30 and Equation 31.

$$V_{out,min} = V_{out,nom} + R_1 \times \left( \frac{V_{ref} - V_{OH}}{R_3 + R_4} \right) \quad (30)$$

$$V_{\text{out,max}} = V_{\text{out,nom}} + R_1 \times \left( \frac{V_{\text{ref}} - V_{\text{OL}}}{R_3 + R_4} \right) \quad (31)$$

$F_{\text{CLK}}$  is the internal clock frequency of UCD90xxx devices:

1. Use 80 MHz for UCD90240 and UCD90320 Margin pins.
2. Use 500 MHz for UCD9090(A), UCD90120(A), UCD90124(A), and UCD90160(A) FPWM pins.
3. Use 15.625 MHz for UCD9090(A), UCD90120(A), UCD90124(A), and UCD90160(A) PWM3 and PWM4 pins.

**Step 6:** Use Equation 32 to calculate optimal margin DPWM frequency,  $F_{\text{PWM}}$ .  $F_{\text{SW}}$  is power supply's switching frequency.

$$m = \max \left( 1, \text{round} \left( \frac{F_{\text{PWM,max}}}{F_{\text{SW}}} \right) \right)$$

$$F_{\text{PWM}} = \min \left( F_{\text{PWM,max}}, \left( m - \frac{1}{2} \right) \times F_{\text{SW}} \right) \quad (32)$$

**Step 7:** Use Equation 33 to calculate the lowest alias frequency,  $F_a$ .

$$n = \text{floor} \left( \frac{F_{\text{PWM}}}{F_{\text{SW}}} \right)$$

$$F_a = \min \left( |F_{\text{PWM}} - n \times F_{\text{SW}}|, |F_{\text{PWM}} - (n+1) \times F_{\text{SW}}| \right) \quad (33)$$

**Step 8:** Use Equation 34 to estimate switch mode power supply's open loop gain at frequency  $F_a$ , assuming:

- a. The loop bandwidth is approximately 20% of switching frequency.
- b. The gain slope is -20 dB/decade between crossover frequency and  $F_a$ .

$$\text{Gain}_{\text{OL}}(2\pi F_a) = \frac{0.2F_{\text{SW}}}{F_a} \quad (34)$$

This value can be also obtained from experimental result.

For the margining LDO output, use 1 for this value.

**Step 9:** Use Equation 35 to estimate closed-loop gain from  $V_{\text{C1}}$  ripple to  $V_{\text{out}}$ .

$$\text{Gain}_{\text{VC1\_to\_Vout}}(2\pi F_a) = \min \left( \frac{R_1}{R_3}, \text{Gain}_{\text{OL}}(2\pi F_a) \frac{R_1}{R_3} \right) \quad (35)$$

(Optional for Type-3 compensator)

$$\text{Gain}_{V_{C1\_to\_V_{out}}}(2\pi F_a) = \min \left( \frac{|Z_1(2\pi F_a)|}{R_3}, \text{Gain}_{OL}(2\pi F_a) \frac{|Z_1(2\pi F_a)|}{R_3} \right)$$

where

- Z1 is defined in [Figure 7](#)
- 

(36)

$$|Z_1(2\pi F_a)| = R_1 \sqrt{\frac{4C_a^2 F_a^2 \pi^2 R_a^2 + 1}{4C_a^2 F_a^2 \pi^2 (R_1 + R_a)^2 + 1}}$$

(37)

For simplicity, [Equation 35](#) can be used for Type-3 compensator.

**Step 10:** Use [Equation 38](#) to calculate the required total gain so the margin DPWM square-wave signal is attenuated to an acceptable  $V_{out}$  ripple, that is,  $V_{out,step}$  defined in Step 5. This step takes into account the worst case scenario where the margin DPWM duty cycle is 50%.

$$\text{Gain}_{total} = V_{out,step} \times \frac{\pi}{2(V_{OH} - V_{OL})}$$

(38)

**Step 11:** Use [Equation 39](#) to calculate the gain required to attenuate the margin DPWM square wave to the required  $V_{C1}$  ripple.

$$\text{Gain}_{RC} = \frac{\text{Gain}_{total}}{\text{Gain}_{V_{C1\_to\_V_{out}}}(2\pi F_a)}$$

(39)

**Step 12:** Use [Equation 40](#) to calculate the C1 value. If  $\text{Gain}_{RC}$  is greater than  $R_4/(R_3+R_4)$ , C1 is not needed.

$$C_1 = \frac{\sqrt{R_3^2 - \text{Gain}_{RC}^2 (R_3 + R_4)^2}}{2\pi F_{PWM} \text{Gain}_{RC} R_3 R_4}$$

(40)

Use [Equation 41](#) to predict overshoot at the end of soft start ramp.  $t_{rise}$  is the soft start rise time.

The actual overshoot is often ~50-mV smaller than predicted because the soft start ramp is often flattened and gradually merges into steady state near the end. This calculation is for information only.

If the overshoot is too large, the following measures can be used:

1. Reduce unnecessarily wide Margin High/Low range to reduce the C1 value.
2. Increase the allowed  $V_{out}$  ripple so as to increase DPWM frequency and, thus, decreases the C1 value.
3. Increase the soft start rise time to reduce overshoot directly.
4. Increase the R1 value to reduce C1 value needed for filtering.

$$\Delta V_{out} = \frac{V_{ref}}{t_{rise}} \times R_1 \times C_1 \times \left( 1 - e^{-\frac{t_{rise}}{R_3 \times C_1}} \right)$$

(41)

## 4 Fusion GUI Configuration

The margin DPWM setting can be configured in the [Fusion Digital Power™ Designer](#) (referred to as Fusion GUI).

The margin DPWM pin assignment can be configured in the pin assignment window. Click the button under *Trim/Margin PWM* column to assign a FPWM or PWM pin.

For UCD9090(A), UCD90120(A), UCD90124(A), and UCD90160(A), FPWM pins have higher resolution than PWM pins, so FPWM pins are preferred for the margining and trimming purpose. The PWM1 and PWM2 pins have fixed low switching frequency and are, thus, not recommended for margining function.

For UCD90240 and UCD90320, all Margin pins can be used for margining function.

Rails - Monitors & Enables							
	Rail Name	Voltage	Temperature	Current	Enable	Trim/Margin PWM	Actions
Rail #1	Rail #1	Pin 1 MON1	<Click to Assign>	<Click to Assign>	Pin 11 GPIO1	<Click to Assign>	Delete Configure
Rail #2	Rail #2	Pin 2 MON2	<Click to Assign>	<Click to Assign>	Pin 12 GPIO2	<Click to Assign>	Delete Configure
Rail #3	Rail #3	Pin 3 MON3	<Click to Assign>	<Click to Assign>	Pin 13 GPIO3	<Click to Assign>	Delete Configure
Rail #4	Rail #4	Pin 4 MON4	<Click to Assign>	<Click to Assign>	Pin 14 GPIO4	<Click to Assign>	Delete Configure
Rail #5	Rail #5	Pin 5 MON5	<Click to Assign>	<Click to Assign>	Pin 25 GPIO13	<Click to Assign>	Delete Configure
Rail #6	Rail #6	Pin 6 MON6	<Click to Assign>	<Click to Assign>	Pin 33 GPIO16	<Click to Assign>	Delete Configure
Rail #7	Rail #7	Pin 59 MON7	<Click to Assign>	<Click to Assign>	Pin 34 GPIO17	<Click to Assign>	Delete Configure
Rail #8	Rail #8	Pin 62 MON8	<Click to Assign>	<Click to Assign>	Pin 35 GPIO18	<Click to Assign>	Delete Configure
Rail #9	Rail #9	Pin 63 MON9	<Click to Assign>	<Click to Assign>	Pin 36 TCK GPIO19	<Click to Assign>	Delete Configure
Rail #10	Rail #10	Pin 50 MON10	<Click to Assign>	<Click to Assign>	Pin 37 TDO GPIO20	<Click to Assign>	Delete Configure
Rail #11	Rail #11	Pin 52 MON11	<Click to Assign>	<Click to Assign>	Pin 38 TDI GPIO21	<Click to Assign>	Delete Configure
Rail #12	Rail #12	Pin 54 MON12	Pin 56 MON13	<Click to Assign>	Pin 39 TMS GPIO22	<Click to Assign>	Delete Configure

Add Rail

**Figure 9. Pin Assignment Window**

Once a margin DPWM pin is assigned, click the *Configure* button next to it to configure frequency, initial duty cycle, margin mode, and so forth.

**Rail #1 Trim/Margining**

PWM Config:

Duty Cycle:    %

Frequency:

Frequency can be 15.275 kHz to 125 MHz

Margin Mode:

Tri-State  
When not margining, the PWM pin is tri-stated.

Active Trim  
When not margining, the PWM duty-cycle is continuously adjusted to keep the voltage at VOUT\_COMMAND.

Active Duty Cycle  
When not margining, the PWM duty-cycle is set to a fixed duty-cycle.

Ignore faults  
When margining is enabled with a pin, this determines if faults (over-voltage and under-voltage) are ignored or not.

Increase Duty Cycle increases Voltage  
When margining, this determines if increasing duty cycle will increase or decrease voltage

**Figure 10. Trim/Margining Configuration Window**

Upon completing the configuration, click *Write to Hardware* button on the left side of the Fusion GUI to confirm the changes.

The margining function can be enabled by sending *OPERATION* command or by toggling general purpose input (GPI).

The *OPERATION* command can be sent from Fusion GUI under *Monitor* page. Users can click a button in GUI to start margining a rail.




Figure 11. OPERATION Command Window

Users can also assign two GPI pins to control the margining function. In the GPI configuration window, a GPI pin can be configured to enable margining for all rails or control the margining direction of all rails.





Figure 12. GPI Configuration Window

The Fusion GUI sends configuration data to UCD90xxx devices through PMBus™ commands. Users can also use their own PMBus hosts to send PMBus commands. The related PMBus commands used by the Fusion GUI are shown in the PMBus Log window on the lower-right corner of the Fusion GUI. This information can help users compose PMBus command scripts to configure UCD90xxx devices. The detailed explanation of PMBus commands can be found in [UCD90xxx Sequencer and System Health Controller PMBus Command Reference User's Guide](#) (SLVU352).


**Figure 13. PMBus Log Window**

## 5 Debugging Hints

1. The margining function is not working.  
Suggestion:
  1. Check the margin DPWM pin output. If the pin outputs a PWM signal, 3.3 V (100% duty cycle), or 0 V (0% duty cycle), the margining function is working. In that case, check for problems in the external circuit. However, if the voltage of the pin is POL's reference voltage, the margining function is not enabled and the pin is in Hi-Z state. In that case, check the device configuration.
  2. Margining can only be enabled after the rail rises above Power Good On threshold at least once after the rail is enabled. If the rail output voltage stays below Power Good On, the margining function does not start working.
  3. The rail may be shut down if the Margin High/Low threshold exceeds over voltage (OV) or under voltage (UV) thresholds. The UCD90xxx device allows users to override the fault actions during margining (see [Figure 11](#)).
2. The margining function is working, but the rail voltage cannot reach configured Margin High/Low levels.  
Suggestion:  
The maximum and minimum Margin High/Low voltage is limited by the R3+R4 value (refer to [Section 2.1](#)). Reduce R3 and/or R4 value to increase margin voltage range.
3. When margining function is enabled, the output voltage ripple is too large.  
Suggestion:  
Check ripple frequency.
  1. If the output voltage changes every 500  $\mu$ s, the ripple is due to limited resolution (refer to [Section 2.2](#)). In that case, use the Excel worksheet to calculate optimal R3 and R4 value and reduce margin DPWM frequency.
  2. If the output voltage is at the margin DPWM frequency or its alias frequency, the ripple is due to insufficient attenuation (refer to [Section 2.3](#)). In that case, use the Excel worksheet to calculate optimal R3 and R4 value and optimal margin DPWM frequency and increase C1 value.
4. There is a sudden output voltage drop or surge when margining function is enabled.  
Suggestion:  
The initial duty cycle is not properly configured (refer to [Section 2.6](#)). Use the Excel worksheet to calculate optimal initial duty cycle and set the configuration accordingly (see [Figure 10](#)).

## 6 Conclusion

The UCD90xxx devices provide functions to closed-loop margining and trim power supply output voltage with high accuracy. This application report discussed design considerations and provided a design procedure to achieve optimal design.



## Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Original (October 2016) to A Revision</b>	<b>Page</b>
• Edited application report for clarity. ....	<a href="#">1</a>
• Corrected the link to the Margining Circuit Design Tool.....	<a href="#">2</a>

---

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated