

LMP90080-Q1 Multi-Channel 16-Bit Sensor AFE with Background Calibration

Check for Samples: [LMP90080-Q1](http://www.ti.com/product/lmp90080-q1#samples)

-
- **• True Continuous Background Calibration at All • Strain Gauge Interface Gains • Industrial Process Control**
- **• In-Place System Calibration Using Expected Value Programming DESCRIPTION**
-
-
-
-
-
-
-
- **• Chopper-Stabilized Buffer for Low Offset**
-
-
-
-
-

-
-
-
-
-
-
- **• Analog Voltage, VA: +4.75V to +5.5 V**
- **• Operating Temp Range: -40 to +150°C**
- **• Package: 28 Pin Exposed Pad**

¹FEATURES APPLICATIONS

- **²³• 16-Bit Low-Power Sigma Delta ADC • Temperature and Pressure Transmitters**
	-
	-

• Low-Noise Programmable Gain (1x - 128x) The LMP90080-Q1 is a highly integrated, multi-• Continuous Background Open/Short and Out

of Range Sensor Diagnostics

• 8 Output Data Rates (ODR) with Single-Cycle

• 8 Output Data Rates (ODR) with Single-Cycle

• 8 Output Data Rates (ODR) with Single-Cycle

• The pr **• 8 Output Data Rates (ODR) with Single-Cycle** programmable gain amplifier and a fully differential high impedance analog input multiplexer. A true **• 2 Matched Excitation Current Sources from** continuous background calibration feature allows calibration at all gains and output data rates without **100 µA to 1000 µA** interrupting the signal path. The background **• 4-DIFF / 7-SE Inputs** calibration feature essentially eliminates gain and *affset errors across temperature and time, providing* **• 7 General Purpose Input/Output Pins** measurement accuracy without sacrificing speed and power consumption.

Another feature of the LMP90080-Q1 is continuous **• SPI 4/3-Wire with CRC Data Link Error Detection**
background sensor diagnostics, allowing the detection of open and short circuit conditions and out-
of trange signals without requiring user intervention **• 50 Hz to 60 Hz Line Rejection at ODR ≤13.42** of-range signals, without requiring user intervention, resulting in enhanced system reliability.

• Independent Gain and ODR Selection per Two sets of independent external reference voltage
Channel pins allow multiple ratiometric measurements. In
Supported by WEBENCH[®] Sensor AFE addition, two matched programm **• Supported by WEBENCH® Sensor AFE** addition, two matched programmable current sources **Designer Designer are available in the LMP90080-Q1 to excite external** sensors such as resistive temperature detectors and **• Automatic Channel Sequencer** bridge sensors. Furthermore, seven GPIO pins are provided for interfacing to external LEDs and **KEY SPECIFICATIONS** provided for interfacing to external LEDS and switches to simplify control across an isolation barrier.

• **ENOB/NFR: Up to 16/16 Bits**

• ENOB/NFR: Up to 16/16 Bits Collectively, these features make the LMP90080-Q1 **• Offset Error (typ): 8.4 nV** a complete analog front-end for low-power, precision **•• Gain Error (typ): 7 ppm** sensor applications such as temperature, pressure, and industrial process control. The strain gauge, and industrial process control. The **Strain gauge, and industrial process control. The extended integral Non-Linearity (INL Max): ±1 LSB LMP90080-Q1 is ensured over the extended integral Non-Linearity (INL Max): ±1 LSB LMP90080-Q1** is ensured over the exten **• Integral Non-Linearity (INL Max): ±1 LSB** temperature range of -40°C to +150°C and is **• Output Data Rates (ODR): 1.6775 - 214.65 SPS** available in a 28-pin package with an exposed pad.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

[LMP90080-Q1](http://www.ti.com/product/lmp90080-q1?qgpn=lmp90080-q1)

SNIS186A –MAY 2013–REVISED JANUARY 2014 **www.ti.com**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

 \mathbf{A}^n ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Typical Application

Block Diagram

Figure 1. Block Diagram

True Continuous Background Calibration

The LMP90080-Q1 features a 16 bit ΣΔ core with continuous background calibration to compensate for gain and offset errors in the ADC, virtually eliminating any drift with time and temperature. The calibration is performed in the background without user or ADC input interruption, making it unique in the industry and eliminating down time associated with field calibration required with other solutions. Having this continuous calibration improves performance over the entire life span of the end product.

Continuous Background Sensor Diagnostics

Sensor diagnostics are also performed in the background, without interfering with signal path performance, allowing the detection of sensor shorts, opens, and out-of-range signals, which vastly improves system reliability. In addition, the fully flexible input multiplexer described below allows any input pin to be connected to any ADC input channel providing additional sensor path diagnostic capability.

Flexible Input MUX Channels

The flexible input MUX allows interfacing to a wide range of sensors such as thermocouples, RTDs, thermistors, and bridge sensors. The LMP90080-Q1's multiplexer supports 4 differential channels. Each effective input voltage that is digitized is $V_{IN} = V_{INX} - V_{INY}$, where x and y are any input. In addition, the input multiplexer of the LMP90080-Q1 also supports 7 single-ended channels, where the common ground is any one of the inputs.

Programmable Gain Amplifiers (FGA & PGA)

The LMP90080-Q1 contains an internal 16x fixed gain amplifier (FGA) and a 1x, 2x, 4x, or 8x programmable gain amplifier (PGA). This allows accurate gain settings of 1x, 2x, 4x, 8x, 16x, 32x, 64x, or 128x through configuration of internal registers. Having an internal amplifier eliminates the need for external amplifiers that are costly, space consuming, and difficult to calibrate.

Excitation Current Sources (IB1 & IB2)

Two matched internal excitation currents, IB1 and IB2, can be used for sourcing currents to a variety of sensors. The current range is from 100 µA to 1000 µA in steps of 100 µA.

Connection Diagram

Figure 2. 28-pin HTSSOP

SNIS186A –MAY 2013–REVISED JANUARY 2014 **www.ti.com**

STRUMENTS

EXAS

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings(1)(2)(3)(4)

(1) All voltages are measured with respect to GND, unless otherwise specified

(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical [Characteristics.](#page-5-0) The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(3) For soldering specifications see product folder at <http://www.ti.com> and <http://www.ti.com/lit/SNOA549>

⁽⁴⁾ If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

⁽⁵⁾ When the input voltage (VIN) exceeds the power supply (VIN < GND or VIN > VA), the current at that pin must be limited to 5mA and VIN has to be within the Absolute Maximum Rating for that pin. The 20 mA package input current rating limits the number of pins that can safely exceed the power supplies with current flow to four pins.

(1) The maximum power dissipation is a function of T_{J(MAX)} AND θ _{JA}. The maximum allowable power dissipation at any ambient temperature is P_D = (Τ_{J(MAX)} - T_A) / θ_{JA}.

SNIS186A –MAY 2013–REVISED JANUARY 2014 **www.ti.com**

Electrical Characteristics

Unless otherwise noted, the key for the condition is (VA = VIO = VREF) / ODR (SPS) / buffer / calibration / gain . Boldface limits apply for $T_{MIN} \le T_A \le T_{MAX}$; the typical values apply for $T_A = +25^{\circ}C$.

(1) This parameter is specified by design and/or characterization and is not tested in production.

Electrical Characteristics (continued)

Unless otherwise noted, the key for the condition is (VA = VIO = VREF) / ODR (SPS) / buffer / calibration / gain . Boldface limits apply for $T_{MIN} \leq T_A \leq T_{MAX}$; the typical values apply for $T_A = +25^{\circ}C$.

(2) This parameter is specified by design and/or characterization and is not tested in production.

SNIS186A –MAY 2013–REVISED JANUARY 2014 **www.ti.com**

Electrical Characteristics (continued)

Unless otherwise noted, the key for the condition is (VA = VIO = VREF) / ODR (SPS) / buffer / calibration / gain . Boldface limits apply for $T_{MIN} \leq T_A \leq T_{MAX}$; the typical values apply for $T_A = +25^{\circ}$ C.

(3) This parameter is specified by design and/or characterization and is not tested in production.

Electrical Characteristics (continued)

Unless otherwise noted, the key for the condition is (VA = VIO = VREF) / ODR (SPS) / buffer / calibration / gain . Boldface limits apply for $T_{MIN} \leq T_A \leq T_{MAX}$; the typical values apply for $T_A = +25^{\circ}C$.

Table 1. ENOB (Noise Free Resolution) vs. Sampling Rate and Gain at $V_A = V_{IO} = V_{REF} = 5V$

Table 2. RMS Noise (µV) vs. Sampling Rate and Gain at V^A = VIO = VREF = 5V

SNIS186A –MAY 2013–REVISED JANUARY 2014 **www.ti.com**

Timing Diagrams

Unless otherwise noted, specified limits apply for V_A = 5V, V_{IO} = 3.0V. Boldface limits apply for T_{MIN} ≤ T_A ≤ T_{MAX}; the typical values apply for ${\sf T}_{\sf A}$ = +25°C.

[LMP90080-Q1](http://www.ti.com/product/lmp90080-q1?qgpn=lmp90080-q1)

www.ti.com SNIS186A –MAY 2013–REVISED JANUARY 2014

(1) This parameter is specified by design and/or characterization and is not tested in production.

SNIS186A –MAY 2013–REVISED JANUARY 2014 **www.ti.com**

COMMON MODE REJECTION RATIO is a measure of how well in-phase signals common to both input pins are rejected. To calculate CMRR, the change in output offset is measured while the common mode input voltage is changed.

CMRR = 20 LOG(ΔCommon Input / ΔOutput Offset)

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) – says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits. LMP90080-Q1's ENOB is a DC ENOB spec, not the dynamic ENOB that is measured using FFT and SINAD. Its equation is as follows:

 $ENOB = log_2 \left(\frac{\angle X VREF/Gall}{PMSNole} \right)$ ¹ · ¨ ¨ $\overline{}$ § log_2 $\left(\frac{2 \times \text{VREF/Gain}}{\text{RMS Noise}}\right)$

GAIN ERROR is the deviation from the ideal slope of the transfer function.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a straight line through the input to output transfer function. The deviation of any given code from this straight line is measured from the center of that code value. The end point fit method is used. INL for this product is specified over a limited range, per the Electrical Tables.

NEGATIVE FULL-SCALE ERROR is the difference between the differential input voltage at which the output code transitions to negative full scale and (-VREF + 1LSB).

NEGATIVE GAIN ERROR is the difference between the negative full-scale error and the offset error divided by (VREF / Gain).

NOISE FREE RESOLUTION is a method of specifying the number of bits for a converter with noise.

 $NFR = log_2 \left(\frac{2 \times VRET/Gair}{Book} \right)$ Peak-to-Peak Noise · © Peak-to-Peak Noise § $NFR = log_2 \left(\frac{2 \times VREF/Gain}{2 \times 10^{11} \text{ m} \cdot \text{s}^2} \right)$

ODR Output Data Rate.

OFFSET ERROR is the difference between the differential input voltage at which the output code transitions from code 0000h to 0001h and 1 LSB.

POSITIVE FULL-SCALE ERROR is the difference between the differential input voltage at which the output code transitions to positive full scale and (VREF – 1LSB).

POSITIVE GAIN ERROR is the difference between the positive full-scale error and the offset error divided by (VREF / Gain).

POWER SUPPLY REJECTION RATIO (PSRR) is a measure of how well a change in the analog supply voltage is rejected. PSRR is calculated from the ratio of the change in offset error for a given change in supply voltage, expressed in dB.

PSRR = 20 LOG (ΔVA / ΔOutput Offset)

(2)

(1)

Typical Performance Characteristics

Unless otherwise noted, specified limits apply for VA = 5V, VIO = VREF = 3.0V. The maximum and minimum values apply for $T_A = T_{MIN}$ to T_{MAX} ; the typical values apply for $T_A = +25^{\circ}C$.

SNIS186A –MAY 2013–REVISED JANUARY 2014 **www.ti.com**

EXAS STRUMENTS

Typical Performance Characteristics (continued)

Typical Performance Characteristics (continued)

Unless otherwise noted, specified limits apply for VA = 5V, VIO = VREF = 3.0V. The maximum and minimum values apply for $T_A = T_{MIN}$ to T_{MAX} ; the typical values apply for $T_A = +25^{\circ}$ C.

Typical Performance Characteristics (continued)

Unless otherwise noted, specified limits apply for VA = 5V, VIO = VREF = 3.0V. The maximum and minimum values apply for $T_A = T_{MIN}$ to T_{MAX} ; the typical values apply for $T_A = +25^{\circ}C$.

SNIS186A –MAY 2013–REVISED JANUARY 2014 **www.ti.com**

Unless otherwise noted, specified limits apply for VA = 5V, VIO = VREF = 3.0V. The maximum and minimum values apply for $T_A = T_{MIN}$ to T_{MAX} ; the typical values apply for $T_A = +25^{\circ}C$.
Digital Filter Frequency Response

Functional Description

The LMP90080-Q1 is a low-power 16-Bit ΣΔ ADC with 4 fully differential / 7 single-ended analog channels. Its serial data output is two's complement format. The output data rate (ODR) ranges from 1.6775 SPS to 214.65 SPS.

The serial communication for LMP90080-Q1 is SPI, a synchronous serial interface that operates using 4 pins: chip select bar (CSB), serial clock (SCLK), serial data in (SDI), and serial data out / data ready bar (SDO/DRYDYB).

True continuous built-in offset and gain background calibration is also available to improve measurement accuracy. Unlike other ADCs, the LMP90080-Q1's background calibration can run without heavily impacting the input signal. This unique technique allows for positive as well as negative gain calibration and is available at all gain settings.

The registers can be found in [Registers](#page-46-0), and a detailed description of the LMP90080-Q1 are provided in the following sections.

Signal Path

Reference Input (V_{RFF})

The differential reference voltage V_{RFF} (V_{RFFP} – V_{RFFN}) sets the range for V_{IN} .

The muxed $\rm V_{REF}$ allows the user to choose between $\rm V_{REF1}$ or $\rm V_{REF2}$ for each channel. This selection can be made by programming the V_{REF_SEL} bit in the CHx_INPUTCN registers (CHx_INPUTCN: V_{REF_SEL}). The default mode is V_{REF1}. If V_{REF2} is used, then V_{IN6} and V_{IN7} cannot be used as inputs because they share the same pin.

Refer to V_{REF} V_{REF} V_{REF} for V_{REF} applications information.

Flexible Input MUX (VIN)

LMP90080-Q1 provides a flexible input MUX as shown in [Figure](#page-18-0) 31. The input that is digitized is $V_{IN} = V_{INP}$ – V_{INN} ; where V_{INP} and V_{INN} can be any availablie input.

The digitized input is also known as a channel, where CH = V_{IN} = V_{INP} – V_{INN} . Thus, there are a maximum of 4 differential channels: CH0, CH1, CH2, and CH3.

LMP90080-Q1 can also be configured single-endedly, where the common ground is any one of the inputs. There are a maximum of 7 single-ended channels: CH0, CH1, CH2, CH3, CH4, CH5, and CH6 for the LMP90080-Q1.

The input MUX can be programmed in the CHx_INPUTCN registers. For example, to program CH0 = V_{IN} = V_{IN4} – V_{IN1} , go to the CH0_INPUTCN register and set:

1. $V_{INP} = 0x4$

2. $V_{INN} = 0x1$

* VIN3, VIN4, VIN5 are only available for LMP90080 and LMP90079

Figure 31. Simplified VIN Circuitry

Selectable Gains (FGA & PGA)

LMP90080-Q1 provides two types of gain amplifiers: a fixed gain amplifier (FGA) and a programmable gain amplifier (PGA). FGA has a fixed gain of 16x or it can be bypassed, while the PGA has programmable gain settings of 1x, 2x, 4x, or 8x.

Total gain is defined as FGA x PGA. Thus, the LMP90080-Q1 provides gain settings of 1x, 2x, 4x, 8x, 16x, 32x, 64x, or 128x with true continuous background calibration.

The gain is channel specific, which means that one channel can have one gain, while another channel can have the same or a different gain.

The gain can be selected by programming the CHx_CONFIG: GAIN_SEL bits.

Buffer (BUFF)

There is an internal unity gain buffer that can be included or excluded from the signal path. Including the buffer provides a high input impedance but increases the power consumption.

When gain ≥ 16, the buffer is automatically included in the signal path. When gain < 16, including or excluding the buffer from the signal path can be done by programming the CHX_CONFIG: BUF_EN bit.

Internal/External CLK Selection

The LMP90080-Q1 allows two clock options: internal CLK or external CLK (crystal (XTAL) or clock source).

There is an "External Clock Detection" mode, which detects the external XTAL if it is connected to XOUT and XIN. When operating in this mode, the LMP90080-Q1 shuts off the internal clock to reduce power consumption. Below is a flow chart to help set the appropriate clock registers.

Texas **NSTRUMENTS**

SNIS186A –MAY 2013–REVISED JANUARY 2014 **www.ti.com**

Figure 32. CLK Register Settings

The recommended value for the external CLK is discussed in the next sections.

Programmable ODRs

If using the internal CLK or external CLK of 3.5717 MHz, then the output date rates (ODR) can be selected (using the ODR_SEL bit) as:

- 1. 13.42/8 = 1.6775 SPS
- 2. 13.42/4 = 3.355 SPS
- 3. 13.42/2 = 6.71SPS
- 4. 13.42 SPS
- 5. 214.65/8 = 26.83125 SPS
- 6. 214.65/4 = 53.6625 SPS
- 7. 214.65/2 = 107.325 SPS
- 8. 214.65 SPS (default)

If the internal CLK is not being used and the external CLK is not 3.5717 MHz, then the ODR will be different. If this is the case, use the equation below to calculate the new ODR values.

The ODR is channel specific, which means that one channel can have one ODR, while another channel can have the same or a different ODR.

Note that these ODRs are meant for a single channel conversion; the ODR needs to be divided by n for n channels scanning. For example, if the ADC were running at 214.65 SPS and four channels are being scanned, then the ODR per channel would be $214.65/4 = 53.6625$ SPS.

Digital Filter

The LMP90080-Q1 has a fourth order rotated sinc filter that is used to configure various ODRs and to reject power supply frequencies of 50Hz and 60Hz. The 50/60 Hz rejection is only effective when the device is operating at ODR \leq 13.42 SPS. If the internal CLK or the external CLK of 3.5717 MHz is used, then the LMP90080-Q1 will have the frequency response shown in [Figure](#page-20-0) 33 through [Figure](#page-22-0) 37.

Figure 33. Digital Filter Response, 1.6775 SPS and 3.355 SPS

Figure 36. Digital Filter Response, 26.83125 SPS and 53.6625 SPS

If the internal CLK is not being used and the external CLK is not 3.5717 MHz, then the filter response would be the same as the response shown above, but the frequency will change according to the equation:

 $f_{NFW} = [(CLK_{EXT}) / 256] \times (f_{OLD} / 13.952k)$ (11)

Using the equation above, an example of the filter response for a 3.5717 MHz XTAL versus a 3.6864 MHz XTAL can be seen in [Figure](#page-22-1) 38.

Figure 38. Digital Filter Response for a 3.5717MHz versus 3.6864 MHz XTAL

GPIO (D0–D6)

Pins D0-D6 are general purpose input/output (GPIO) pins that can be used to control external LEDs or switches. Only a high or low value can be sourced to or read from each pin.

[Figure](#page-23-0) 39 shows a flowchart how these GPIOs can be programmed.

SNIS186A –MAY 2013–REVISED JANUARY 2014 **www.ti.com**

Figure 39. GPIO Register Settings

Calibration

As seen in [Figure](#page-23-1) 40, there are two types of calibration: background calibration and system calibration. These calibrations are further described in the next sections.

Figure 40. Types of Calibration

Background Calibration

Background calibration is the process of continuously determining and applying the offset and gain calibration coefficients to the output codes to minimize the LMP90080-Q1's offset and gain errors. Background calibration is a feature built into the LMP90080-Q1 and is automatically done by the hardware without interrupting the input signal.

Four differential channels, CH0-CH3, each with its own gain and ODRs, can be calibrated to improve the accuracy.

Types of Background Calibration:

[Figure](#page-23-1) 40 also shows that there are two types of background calibration:

- 1. Type 1: Correction the process of continuously determining and applying the offset and gain calibration coefficients to the output codes to minimize the LMP90080-Q1's offset and gain errors. This method keeps track of changes in the LMP90080-Q1's gain and offset errors due to changes in the operating condition such as voltage, temperature, or time.
- 2. Type 2: Estimation the process of determining and continuously applying the last known offset and gain calibration coefficients to the output codes to minimize the LMP90080-Q1's offset and gain errors. The last known offset or gain calibration coefficients can come from two sources. The first source is the default coefficient which is pre-determined and burnt in the device's non-volatile memory. The second source is from a previous calibration run of Type 1: Correction.

The benefits of using type 2 calibration is a higher throughput, lower power consumption, and slightly better noise. The exact savings would depend on the number of channels being scanned, and the ODR and gain of each channel.

Using Background Calibration:

There are four modes of background calibration, which can be programmed using the BGCALCN bits. They are as follows:

- 1. BgcalMode0: Background Calibration OFF
- 2. BgcalMode1: Offset Correction / Gain Estimation
- 3. BgcalMode2: Offset Correction / Gain Correction. Follow [Figure](#page-24-0) 41 to set other appropriate registers when using this mode.
- 4. BgcalMode3: Offset Estimation / Gain Estimation

Figure 41. BgcalMode2 Register Settings

If operating in BgcalMode2, four channels (with the same ODR) are being converted, and FGA BGCAL = 0 (default), then the ODR is reduced by:

- 1. 0.19% of 1.6775 SPS
- 2. 0.39% of 3.355 SPS
- 3. 0.78% of 6.71 SPS
- 4. 1.54% of 13.42 SPS
- 5. 3.03% of 26.83125 SPS
- 6. 5.88% of 53.6625 SPS
- 7. 11.11% of 107.325 SPS
- 8. 20% of 214.65 SPS

SNIS186A –MAY 2013–REVISED JANUARY 2014 **www.ti.com**

System Calibration

The LMP90080-Q1 provides some unique features to support easy system offset and system gain calibrations.

The System Calibration Offset Registers (CHx_SCAL_OFFSET) hold the System Calibration Offset Coefficients in 16-bit, two's complement binary format. The System Calibration Gain Registers (CHx_SCAL_GAIN) hold the System Calibration Gain Coefficient in 16-bit, 1.15, unsigned, fixed-point binary format. For each channel, the System Calibration Offset coefficient is subtracted from the conversion result prior to the division by the System Calibration Gain coefficient.

A data-flow diagram of these coefficients can be seen in [Figure](#page-25-0) 42.

Figure 42. System Calibration Data-Flow Diagram

There are four distinct sets of System Calibration Offset and System Calibration Gain Registers for use with CH0-CH3. CH4-CH6 reuse the registers of CH0-CH2, respectively.

The LMP90080-Q1 provides two system calibration modes that automatically fill the Offset and Gain coefficients for each channel. These modes are the System Calibration Offset Coefficient Determination mode and the System Calibration Gain Coefficient Determination mode. The System Calibration Offset Coefficient Determination mode must be entered prior to the System Calibration Gain Coefficient Determination mode, for each channel.

The system zero-scale condition is a system input condition (sensor loading) for which zero (0x0000) systemcalibrated output code is desired. It may not, however, cause a zero input voltage at the input of the ADC.

The system reference-scale condition is usually the system full-scale condition in which the system's input (or sensor's loading) would be full-scale and the desired system-calibrated output code would be 0x8000 (unsigned 16-bit binary). However, system full-scale condition need not cause full-scale input voltage at the input of the ADC.

The system reference-scale condition is not restricted to just the system full-scale condition. In fact, it can be any arbitrary fraction of full-scale (up to 1.25 times) and the desired system-calibrated output code can be any appropriate value (up to 0xA000). The CHx_SCAL_GAIN register must be written with the desired systemcalibrated output code (default:0x8000) before entering the System Calibration Gain Coefficient Determination mode. This helps in in-place system calibration.

Below are the detailed procedures for using the System Calibration Offset Coefficient Determination and System Calibration Gain Coefficient Determination modes.

System Calibration Offset Coefficient Determination mode

- 1. Apply system zero-scale condition to the channel (CH0/CH1/CH2/CH3).
- 2. Enter the System Calibration Offset Coefficient Determination mode by programming 0x1 in the SCALCN register.
- 3. The LMP90080-Q1 starts a fresh conversion at the selected output data rate for the selected channel. At the end of the conversion, the CHx_SCAL_OFFSET register is filled-in with the System Calibration Offset coefficient.
- 4. The System Calibration Offset Coefficient Determination mode is automatically exited.
- 5. The computed calibration coefficient is accurate only to the effective resolution of the device and will probably contain some noise. The noise factor can be minimized by computing over many times, averaging (externally) and putting the resultant value back into the register. Alternatively, select the output data rate to be 26.83 sps or 1.67 sps.

System Calibration Gain Coefficient Determination mode

- 1. Repeat the System Calibration Offset Coefficient Determination to calibrate the System offset for the channel.
- 2. Apply the system reference-scale condition to the channel CH0/CH1/CH2/CH3.
- 3. In the CHx_SCAL_GAIN register, program the expected (desired) system-calibrated output code for this condition in 16-bit unsigned format.
- 4. Enter the System Calibration Gain Coefficient Determination mode by programming 0x3 in the SCALCN register.
- 5. The LMP90080-Q1 starts a fresh conversion at the selected output data rate for the channel. At the end of the conversion, the CHx_SCAL_GAIN is filled-in (or overwritten) with the System Calibration Gain coefficient.
- 6. The System Calibration Gain Coefficient Determination mode is automatically exited.
- 7. The computed calibration coefficient is accurate only to the effective resolution of the device and will probably contain some noise. The noise factor can be minimized by computing over many times, averaging (externally) and putting the resultant value back into the register. Alternatively, select the output data rate to be 26.83 sps or 1.67 sps.

Post-calibration Scaling

The LMP90080-Q1 allows scaling (multiplication and shifting) for the System Calibrated result. This eases downstream processing, if any. Multiplication is done using the System Calibration Scaling Coefficient in the CHx_SCAL_SCALING register and shifting is done using the System Calibration Bits Selector in the CHx_SCAL_BITS_SELECTOR register.

The System Calibration Bits Selector value should ideally be the logarithm (to the base 2) of the System Calibration Scaling Coefficient value.

There are four distinct sets of System Calibration Scaling and System Calibration Bits Selector Registers for use with CH0-CH3. CH4-CH6 reuse the registers of CH0-CH2, respectively.

A data-flow diagram of these coefficients can be seen in [Figure](#page-26-0) 43.

Figure 43. Post-calibration Scaling Data-Flow Diagram

Channels Scan Mode

There are four scan modes. These scan modes are selected using the CH_SCAN: CH_SCAN_SEL bit. The first scanned channel is FIRST CH, and the last scanned channel is LAST CH; they are both located in the CH_SCAN register.

The CH_SCAN register is double buffered. That is, user inputs are stored in a slave buffer until the start of the next conversion during which time they are transferred to the master buffer. Once the slave buffer is written, subsequent updates are disregarded until a transfer to the master buffer happens. Hence, it may be appropriate to check the CH_SCAN_NRDY bit before programming the CH_SCAN register.

ScanMode0: Single-Channel Continuous Conversion

The LMP90080-Q1 continuously converts the selected FIRST_CH.

Do not operate in this scan mode if gain ≥ 16 and the LMP90080-Q1 is running in background calibration modes BgcalMode1 or BgcalMode2. If this is the case, then it is more suitable to operate the device in ScanMode2 instead.

Copyright © 2013–2014, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNIS186A&partnum=LMP90080-Q1) Feedback* 27

EXAS **ISTRUMENTS**

ScanMode1: Multiple-Channels Single Scan

The LMP90080-Q1 converts one or more channels starting from FIRST_CH to LAST_CH, and then enters the stand-by state.

ScanMode2: Multiple-Channels Continuous Scan

The LMP90080-Q1 continuously converts one or more channels starting from FIRST_CH to LAST_CH, and then it repeats this process.

ScanMode3: Multiple-Channels Continuous Scan with Burnout Currents

This mode is the same as ScanMode2 except that the burnout current is provided in a serially scanned fashion (injected in a channel after it has undergone a conversion). Thus it avoids burnout current injection from interfering with the conversion result for the channel.

The sensor diagnostic burnout currents are available for all four scan modes. The burnout current is further gated by the BURNOUT EN bit for each channel. ScanMode3 is the only mode that scans multiple channels while injecting burnout currents without interfering with the signal. This is described in details in Burnout [Currents.](#page-27-0)

Sensor Interface

The LMP90080-Q1 contains two excitation currents (IB1 & IB2) for sourcing external sensors, and two burnout currents for sensor diagnostics. They are described in the next sections.

IB1 & IB2 - Excitation Currents

IB1 and IB2 can be used for providing currents to external sensors, such as RTDs or bridge sensors. 100µA to 1000µA, in steps of 100µA, can be sourced by programming the ADC_AUXCN: RTD_CUR_SEL bits.

Refer to [3–Wire](#page-43-0) RTD to see how IB1 and IB2 can be used to source a 3-wire RTD.

Burnout Currents

As shown in [Figure](#page-28-0) 44, the LMP90080-Q1 contains two internal 10 µA burnout current sources, one sourcing current from V_A to V_{INP} , and the other sinking current from V_{INN} to ground. These currents are used for sensor diagnostics and can be enabled for each channel using the CHx_INPUTCN: BURNOUT_EN bit.

KAS

ISTRUMENTS

Figure 44. Burnout Currents

Burnout Current Injection:

Burnout currents are injected differently depending on the channel scan mode selected.

When BURNOUT_EN = 1 and the device is operating in ScanMode0, 1, or 2, the burnout currents are injected into all the channels for which the BURNOUT_EN bit is selected. This will cause problems and hence in this mode, more than one channel should not have its BURNOUT EN bit selected. Also, the burnout current will interfere with the signal and introduce a fixed error depending on the particular external sensor.

When BURNOUT_EN = 1 and the device is operating in ScanMode3, burnout currents are injected into the last sampled channel on a cyclical basis [\(Figure](#page-29-0) 45). In this mode, burnout currents injection is truly done in the background without affecting the accuracy of the on-going conversion. Operating in this mode is recommended.

SNIS186A –MAY 2013–REVISED JANUARY 2014 **www.ti.com**

Figure 45. Burnout Currents Injection for ScanMode3

Sensor Diagnostic Flags

Burnout currents can be used to verify that an external sensor is still operational before attempting to make measurements on that channel. A non-operational sensor means that there is a possibility the connection between the sensor and the LMP90080-Q1 is open circuited, short circuited, shorted to V_A or GND, overloaded, or the reference may be absent. The sensor diagnostic flags diagram can be seen in [Figure](#page-29-1) 46.

Figure 46. Sensor Diagnostic Flags Diagram

The sensor diagnostic flags are located in the SENDIAG_FLAGS register and are described in further details below.

SHORT_THLD_FLAG:

The short circuit threshold flag is used to report a short-circuit condition. It is set when the output voltage (V_{OUT}) is within the absolute V_{threshold}. V_{threshold} can be programmed using the 8-bit SENDIAG_THLDH register.

For example, assume $V_{REF} = 5V$, gain = 1, SENDIAG_THLD = 0xDA (218d). In this case, $V_{threshold}$ can be calculated as:

 $V_{\text{threshold}} = \frac{[(SEMD \cdot (2)(V_{\text{REF}})] / [(Gain)(2^{16})]}{(12)}$ $V_{\text{threshold}} = [(218)(2)(5V)] / [(1)(2^{16})]$ (13) $V_{\text{threshold}} = 33.3 \text{ mV}$ (14)

When $(-33.3 \text{mV}) \le V_{\text{OUT}} \le (33.3 \text{mV})$, then SHORT_THLD_FLAG = 1; otherwise, SHORT_THLD_FLAG = 0.

RAILS_FLAG:

The rails flag is used to detect if one of the sampled channels is within 50mV of the rails potential (V_A or V_{SS}). This can be further investigated to detect an open-circuit or short-circuit condition. If the sampled channel is near a rail, then $RAILS_FLAG = 1$; otherwise, $RAILS_FLAG = 0$.

POR_AFT_LST_RD:

If POR AFT LST READ $= 1$, then there was a power-on reset since the last time the SENDIAG FLAGS register was read. This flag's status is cleared when this bit is read, unless this bit is set again on account of another power-on-reset event in the intervening period.

OFLO_FLAGS:

OFLO_FLAGS is used to indicate whether the modulator is over-ranged or under-ranged. The following conditions are possible:

- 1. OFLO_FLAGS = 0x0: Normal Operation
- 2. OFLO_FLAGS = 0x1: The differential input is more than $(\pm V_{REF}/Gain)$ but is not more than $\pm (1.3^{\ast}V_{REF}/Gain)$ to cause a modulator over-range.
- 3. OFLO_FLAGS = $0x2$: The modulator was over-ranged towards +V_{REF}/Gain.
- 4. OFLO_FLAGS = 0x3: The modulator was over-ranged towards $-V_{REF}/Gain$.

The condition of OFLO_FLAGS = 10b or 11b can be used in conjunction with the RAILS_FLAG to determine the fault condition.

SAMPLED_CH:

These three bits show the channel number for which the ADC_DOUT and SENDIAG_FLAGS are available. This does not necessarily indicate the current channel under conversion because the conversion frame and computation of results from the channels are pipelined. That is, while the conversion is going on for a particular channel, the results for the previous conversion (of the same or a different channel) are available.

Serial Digital Interface

A synchronous 4-wire serial peripheral interface (SPI) provides access to the internal registers of LMP90080-Q1 via CSB, SCLK, SDI, SDO/DRDYB.

Register Address (ADDR)

All registers are memory-mapped. A register address (ADDR) is composed of an upper register address (URA) and lower register address (LRA) as shown in [Table](#page-30-0) 3. For example, ADDR 0x3A has URA=0x3 and LRA=0xA.

Table 3. ADDR Map

[LMP90080-Q1](http://www.ti.com/product/lmp90080-q1?qgpn=lmp90080-q1)

SNIS186A –MAY 2013–REVISED JANUARY 2014 **www.ti.com**

Register Read/Write Protocol

[Figure](#page-31-0) 47 shows the protocol how to write to or read from a register.

Transaction 1 sets up the upper register address (URA) where the user wants to start the register-write or register-read.

Transaction 2 sets the lower register address (LRA) and includes the Data Byte(s), which contains the incoming data from the master or outgoing data from the LMP90080-Q1.

Examples of register-reads or register-writes can be found in Register [Read/Write](#page-39-0) Examples.

Transaction 1 - URA Setup - necessary only when the previous URA is different than the desired URA.

[7:0] [7:3] [2:0] 0x0 Upper Register Address (URA) Instruction Byte 1 (INST1) \longrightarrow Upper Address Byte (UAB) RA/WAB

R/WB = Read/Write Address 0x10: Write Address 0x90: Read Address

Transaction 2 ± Data Access

Figure 47. Register Read/Write Protocol

Streaming

When writing/reading 3+ bytes, the user must operate the device in Normal Streaming mode or Controlled Streaming mode. In the Normal Streaming mode, which is the default mode, data runs continuously starting from ADDR until CSB deasserts. This mode is especially useful when programming all the configuration registers in a single transaction. See Normal [Streaming](#page-41-0) Example for an example of the Normal Streaming mode.

In the Controlled Streaming mode, data runs continuously starting from ADDR until the data has run through all (STRM, RANGE + 1) registers. For example, if the starting ADDR is 0x1C, STRM, RANGE = 5, then data will be written to or read from the following ADDRs: 0x1C, 0x1D, 0x1E, 0x1F, 0x20, 0x21. Once the data reaches ADDR 0x21, LMP90080-Q1 will wrap back to ADDR 0x1C and repeat this process until CSB deasserts. See [Controlled](#page-41-1) [Streaming](#page-41-1) Example for an example of the Controlled Streaming mode.

If streaming reaches ADDR 0x7F, then it will wrap back to ADDR 0x00. Furthermore, reading back the Upper Register Address after streaming will report the Upper Register Address at the start of streaming, not the Upper Register Address at the end of streaming.

To stream, write 0x3 to INST2's SZ bits as seen in [Figure](#page-31-0) 47. To select the stream type, program the SPI_STREAMCN: STRM_TYPE bit. The STRM_RANGE can also be programmed in the same register.

32 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNIS186A&partnum=LMP90080-Q1) Feedback* Copyright © 2013–2014, Texas Instruments Incorporated

CSB - Chip Select Bar

An SPI transaction begins when the master asserts (active low) CSB and ends when the master deasserts (active high) CSB. Each transaction might be separated by a subsequent one with a CSB deassertion, but this is optional. Once CSB is asserted, it must not pulse (deassert and assert again) during a (desired) transaction.

CSB can be grounded in systems where the LMP90080-Q1 is the only SPI slave. This frees the software from handling the CSB. Care has to be taken to avoid any false edge on SCLK, and while operating in this mode, the streaming transaction should not be used because exiting from this mode can only be done through a CSB deassertion.

SPI Reset

SPI Reset resets the SPI-Protocol State Machine by monitoring the SDI for at least 73 consecutive 1's at each SCLK rising edge. After an SPI Reset, SDI is monitored for a possible Write Instruction at each SCLK rising edge.

SPI Reset will reset the Upper Address Register (URA) to 0, but the register contents are not reset.

By default, SPI reset is disabled, but it can be enabled by writing 0x01 to SPI Reset Register (ADDR 0x02).

DRDYB - Data Ready Bar

DRDYB is a signal generated by the LMP90080-Q1 that indicates a fresh conversion data is available in the ADC_DOUT registers.

DRDYB is automatically asserted every (1/ODR) second as seen in [Figure](#page-32-0) 48. Before the next assertion, DRDYB will pulse for t_{DRDYB} second. The value for t_{DRDYB} can be found in Timing [Diagrams.](#page-9-0)

Figure 48. DRDYB Behavior

If ADC_DOUT is being read while a new ADC_DOUT becomes available, then the ADC_DOUT that is being read is still valid [\(Figure](#page-32-1) 49). DRDYB will still be deasserted every 1/ODR second, but a consecutive read on the ADC_DOUT register will fetch the newly converted data available.

Figure 49. DRDYB Behavior for an Incomplete ADC_DOUT Reading

DRDYB can also be accessed via registers using the DT_AVAIL_B bit. This bit indicates when fresh conversion data is available in the ADC_DOUT registers. If new conversion data is available, then DT_AVAIL_B = 0; otherwise, DT_AVAIL_B = 1.

A complete reading for DT_AVAIL_B occurs when the MSB of ADC_DOUTH is read out. This bit cannot be reset even if REG_AND_CNV_RST = $0xC3$.

DrdybCase1: Combining SDO/DRDYB with SDO_DRDYB_DRIVER = 0x00

Figure 50. DrdybCase1 Connection Diagram

As shown in [Figure](#page-33-0) 50, the drdyb signal and SDO can be multiplexed on the same pin as their functions are mostly complementary. In fact, this is the default mode for the SDO/DRDYB pin.

[Figure](#page-33-1) 51 shows a timing protocol for DrdybCase1. In this case, start by asserting CSB first to monitor a drdyb assertion. When the drdyb signal asserts, begin writing the Instruction Bytes (INST1, UAB, INST2) to read from or write to registers. Note that INST1 and UAB are omitted from the figure below because this transaction is only required if a new UAB needs to be implemented.

While the CSB is asserted, DRDYB is driving the SDO/DRDYB pin unless the device is reading data, in which case, SDO will be driving the pin. If CSB is deasserted, then the SDO/DRDYB pin is High-Z.

Figure 51. Timing Protocol for DrdybCase1

DrdybCase2: Combining SDO/DRDYB with SDO_DRDYB_DRIVER = 0x03

SDO/DRDYB can be made independent of CSB by setting SDO_DRDYB_DRIVER = 0x03 in the SPI Handshake Control register. In this case, DRDYB will drive the pin unless the device is reading data, independent of the state of CSB. SDO will drive the pin when CSB is asserted and the device is reading data.

With this scheme, one can use SDO/DRDYB as a true interrupt source, independent of the state of CSB. But this scheme can only be used when the LMP90080-Q1 is the only device connected to the master's SPI bus because the SDO/DRDYB pin will be DRDYB even when CSB is deasserted.

The timing protocol for this case can be seen in [Figure](#page-34-0) 52. When drdyb asserts, assert CSB to start the SPI transaction and begin writing the Instruction Bytes (INST1, UAB, INST2) to read from or write to registers.

Figure 52. Timing Protocol for DrdybCase2

DrdybCase3: Routing DRDYB to D6

Figure 53. DrdybCase3 Connection Diagram

The drdyb signal can be routed to pin D6 by setting SPI_DRDYB_D6 high and SDO_DRDYB_DRIVER to 0x4. This is the behavior for DrdybCase3 as shown in [Figure](#page-34-1) 53.

The timing protocol for this case can be seen in [Figure](#page-35-0) 54. Since DRDYB is separated from SDO, it can be monitored using the interrupt or polling method. If polled, the drdyb signal needs to be polled faster than t_{DRDYB} to detect a drdyb assertion. When drdyb asserts, assert CSB to start the SPI transaction and begin writing the Instruction Bytes (INST1, UAB, INST2) to read from or write to registers.

Copyright © 2013–2014, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNIS186A&partnum=LMP90080-Q1) Feedback* 35

NSTRUMENTS

Figure 54. Timing Protocol for DrdybCase3

Data Only Read Transaction

In a data only read transaction, one can directly access the data byte(s) as soon as the CSB is asserted without having to send any instruction byte. This is useful as it brings down the latency as well as the overhead associated with the instruction byte (as well as the Upper Address Byte, if any).

In order to use the data only transaction, the device must be placed in the data first mode. The following table lists transaction formats for placing the device in and out of the data first mode and reading the mode status.

Table 4. Data First Mode Transactions

Note that while being in the data first mode, once the data bytes in the data only read transaction are sent out, the device is ready to start on any normal (non-data-only) transaction including the Disable Data First Mode Instruction. The current status of the data first mode (enabled/disabled status) can be read back using the Read Mode Status Transaction. This transaction consists of the Read Mode Status Instruction followed by a single data byte (driven by the device). The data first mode status is available on bit [1] of this data byte.

The data only read transaction allows reading up to eight consecutive registers, starting from any start address. Usually, the start address will be the address of the most significant byte of conversion data, but it could just as well be any other address. The start address and number of bytes to be read during the data only read transaction can be programmed using the DATA_ONLY_1 AND DATA_ONLY_2 registers respectively.

The upper register address is unaffected by a data only read transaction. That is, it retains its setting even after encountering a data only transaction. The data only transaction uses its own address (including the upper address) from the DATA ONLY 1 register. When in the data first mode, the SCLK must stop high before entering the Data Only Read Transaction; this transaction should be completed before the next scheduled DRDYB deassertion.

Cyclic Redundancy Check (CRC)

CRC can be used to ensure integrity of data read from LMP90080-Q1. To enable CRC, set EN_CRC high. Once CRC is enabled, the CRC value is calculated and stored in SPI_CRC_DAT so that the master device can periodically read for data comparison. The CRC is automatically reset when CSB or DRDYB is deasserted.

The CRC polynomial is $x^8 + x^5 + x^4 + 1$. The reset value of the SPI_CRC_DAT register is zero, and the final value is ones-complemented before it is sent out. Note that CRC computation only includes the bits sent out on SDO and does not include the bits of the SPI_CRC_DAT itself; thus it is okay to read SPI_CRC_DAT repeatedly.

The drdyb signal normally deasserts (active high) every 1/ODR second. However, this behavior can be changed so that drdyb deassertion can occur after SPI_CRC_DAT is read, but not later than normal DRDYB deassertion which occurs at every 1/ODR seconds. This is done by setting bit DRDYB AFT CRC high.

The timing protocol for CRC can be found in [Figure](#page-36-0) 55.

Figure 55. Timing Protocol for Reading SPI_CRC_DAT

If SPI_CRC_DAT read extends beyond the normal DRDYB deassertion at every 1/ODR seconds, then CRC_RST has to be set in the SPI Data Ready Bar Control Register. This is done to avoid a CRC reset at the DRDYB deassertion. Timing protocol for reading CRC with CRC RST set is shown in [Figure](#page-36-1) 56.

Follow the steps below to enable CRC:

- 1. Set SPI CRC CN = 1 (register 0x13, bit 4) to enable CRC.
- 2. Set DRDYB_AFT_CRC = 1 (register 0x13, bit 2) to dessert the DRDYB after CRC.
- 3. Compute the CRC externally, which should include ADC_DOUTH and ADC_DOUTL.
- 4. Collect the data and verify the reported CRC matches with the computed CRC (step above).

SNIS186A –MAY 2013–REVISED JANUARY 2014 **www.ti.com**

Power Management

The device can be placed in Active, Power-Down, or Stand-By state.

In Power-Down, the ADC is not converting data, contents of the registers are unaffected, and there is a drastic power reduction. In Stand-By, the ADC is not converting data, but the power is only slightly reduced so that the device can quickly transition into the active state if desired.

These states can be selected using the PWRCN register. When written, PWRCN brings the device into the Active, Power-Down, or Stand-By state. When read, PWRCN indicates the state of the device.

The read value would confirm the write value after a small latency (approximately 15 µs with the internal CLK). It may be appropriate to wait for this latency to confirm the state change. Requests not adhering to this latency requirement may be rejected.

It is not possible to make a direct transition from the power-down state to the stand-by state. This state diagram is shown below.

Active Stand-by **Power-down** PWRCN 01b PWRCN $= 11^b$ **PWRCN** -00_b PWRCN = 00b

Figure 57. Active, Power-Down, Stand-by State Diagram

Reset and Restart

Writing 0xC3 to the REG_AND_CNV_RST field will reset the conversion and most of the programmable registers to their default values. The only registers that will not be reset are the System Calibration Registers (CHx_SCAL_OFFSET, CHx_SCAL_GAIN) and the DT_AVAIL_B bit.

If it is desirable to reset the System Calibration Coefficient Registers, then set RESET_SYSCAL = 1 before writing 0xC3 to REG_AND_CNV_RST. If the device is operating in the "System Calibration Offset/Gain Coefficient Determination" mode (SCALCN register), then write REG_AND_CNV_RST = 0xC3 twice to get out of this mode.

After a register reset, any on-going conversions will be aborted and restarted. If the device is in the power-down state, then a register reset will bring it out of the power-down state.

To restart a conversion, write 1 to the RESTART bit. This bit can be used to synchronize the conversion to an external event.

After a restart conversion, the first sample is not valid. To restart with a valid first sample, issue a stand-by command followed by an active command.

APPLICATIONS INFORMATION

Quick Start

This section shows step-by-step instructions to configure the LMP90080-Q1 to perform a simple DC reading from CH0.

- 1. Apply $V_A = V_{IO} = V_{REFP1} = 5V$, and ground V_{REFN1}
- 2. Apply $V_{INP} = \frac{3}{4}V_{REF}$ and $V_{INN} = \frac{1}{4}V_{REF}$ for CH0. Thus, set CH0 = $V_{IN} = V_{INP} V_{INN} = \frac{1}{2}V_{REF}$ (CH0_INPUTCN register)
- 3. Set gain = 1 (CH0 CONFIG: GAIN $SEL = 0x0$)
- 4. Exclude the buffer from the signal path (CH0 CONFIG: BUF $EN = 1$)
- 5. Set the background to BgcalMode2 (BGCALCN = 0x2)
- 6. Select V_{REF1} (CH0_INPUTCN: V_{REF} _{SEL} = 0)
- 7. To use the internal CLK, set CLK EXT DET = 1 and CLK $SEL = 0$.
- 8. Follow the register read/write protocol ([Figure](#page-31-0) 47) to capture ADC_DOUT from CH0.

Connecting the Supplies

V_{A} and V_{IO}

Any ADC architecture is sensitive to spikes on the analog voltage, V_A , digital input/output voltage, V_{I_O} , and ground pins. These spikes may originate from switching power supplies, digital logic, high power devices, and other sources. To diminish these spikes, the LMP90080-Q1's V_A and V_{1O} pins should be clean and well bypassed. A 0.1 μ F ceramic bypass capacitor and a 1 μ F tantalum capacitor should be used to bypass the LMP90080-Q1 supplies, with the 0.1 µF capacitor placed as close to the LMP90080-Q1 as possible.

Since the LMP90080-Q1 has both external V_A and V_{1Q} pins, the user has two options on how to connect these pins. The first option is to tie V_A and V_{10} together and power them with the same power supply. This is the most cost effective way of powering the LMP90080-Q1 but is also the least ideal because noise from V_{10} can couple into V_A and negatively affect performance. The second option involves powering V_A and V_{10} with separate power supplies. These supply voltages can have the same amplitude or they can be different.

VREF

Operation with V_{REF} below V_A is also possible with slightly diminished performance. As V_{REF} is reduced, the range of acceptable analog input voltages is also reduced. Reducing the value of V_{REF} also reduces the size of the LSB. When the LSB size goes below the noise floor of the LMP90080-Q1, the noise will span an increasing number of codes and performance will degrade. For optimal performance, V_{REF} should be the same as V_A and sourced with a clean source that is bypassed with a ceramic capacitor value of 0.1 µF and a tantalum capacitor of $10 \mu F$.

LMP90080-Q1 also allows ratiometric connection for noise immunity reasons. A ratiometric connection is when the ADC's V_{REFP} and V_{REFN} are used to excite the input device's (i.e. a bridge sensor) voltage references. This type of connection severely attenuates any V_{REF} ripple seen the ADC output, and is thus strongly recommended.

ADC_DOUT Calculation

The output code of the LMP90080-Q1 can be calculated as:

$$
ADC_DOUT = \pm \left(\frac{(VINP - VINN) \times GAIN}{VREFP - VREFN}\right) \times (2^{15})
$$

Output Code (15)

ADC_DOUT is in 16−bit two's complement binary format. The largest positive value is 0x7FFF (or 32767 in decimal), while the largest negative value is 0x8000 (or 32768 in decimal). In case of an over range the value is automatically clamped to one of these two values.

[Figure](#page-39-1) 58 shows the theoretical output code, ADC_DOUT, vs. analog input voltage, V_{IN} , using the equation above.

Copyright © 2013–2014, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNIS186A&partnum=LMP90080-Q1) Feedback* 39

Register Read/Write Examples

Writing to Register Examples

Using the register read/write protocol shown in [Figure](#page-31-0) 47, the following example shows how to write three data bytes starting at register address (ADDR) 0x1F. After the last byte has been written to ADDR 0x21, deassert CSB to end the register-write.

Transaction 1 - URA Setup - necessary only when the previous URA is different than the desired URA.

R/WB = Read/Write Address 0x10: Write Address 0x90: Read Address

Transaction 2 ± Data Access

Figure 59. Register-Write Example 1

The next example shows how to write one data byte to ADDR 0x12. Since the URA for this example is the same as the last example, transaction 1 can be omitted.

Transaction 2 - Data Access

Figure 60. Register-Write Example 2

Reading from Register Example

The following example shows how to read two bytes. The first byte will be read from starting ADDR 0x24, and the second byte will be read from ADDR 0x25.

Transaction 1 - URA Setup - necessary only when the previous URA is different than the desired URA.

R/WB = Read/Write Address 0x10: Write Address 0x90: Read Address

Transaction 2 ± Data Access

Figure 61. Register-Read Example

ÈXAS **NSTRUMENTS**

Streaming Examples

Normal Streaming Example

This example shows how to write six data bytes starting at ADDR 0x28 using the Normal Streaming mode. Because the default STRM_TYPE is the Normal Streaming mode, setting up the SPI_STREAMCN register can be omitted.

Transaction 1 - URA Setup - necessary only when the previous URA is different than the desired URA.

R/WB = Read/Write Address 0x10: Write Address 0x90: Read Address

Transaction 2 ± Data Access

Figure 62. Normal Streaming Example

Controlled Streaming Example

This example shows how to read the 16-bit conversion data (ADC_DOUT) four times using the Controlled Streaming mode. The ADC_DOUT registers consist of ADC_DOUTH at ADDR 0x1A and ADC_DOUTL at ADDR 0x1B.

The first step [\(Figure](#page-42-0) 63) sets up the SPI_STREAMCN register. This step enters the Controlled Streaming mode by setting STRM_TYPE high in ADDR 0x03. Since two registers (ADDR 0x1A - 0x1B) need to be read, the STRM_RANGE is 1.

Transaction 1 - URA Setup - necessary only when the previous URA is different than the desired URA.

0x90: Read Address

Transaction 2 - Data Access

Figure 63. Setting up SPI_STREAMCN

The next step shows how to perform the Controlled Streaming mode so that the master device will read ADC_DOUT from ADDR 0x1A and 0x1B, then wrap back to ADDR 0x1A, and repeat this process for four times. After this process, deassert CSB to end the Controlled Streaming mode.

Transaction 1 - URA Setup - necessary only when the previous URA is different than the desired URA.

R/WB = Read/Write Address 0x10: Write Address 0x90: Read Address

Transaction 2 - Data Access

Figure 64. Controlled Streaming Example

Example Applications

3–Wire RTD

[Figure](#page-43-1) 65 shows the first topology for a 3-wire resistive temperature detector (RTD) application. Topology #1 uses two excitation current sources, IB1 and IB2, to create a differential voltage across VIN0 and VIN1. As a result of using both IB1 and IB2, only one channel (VIN0-VIN1) needs to be measured. As shown in [Equation](#page-43-2) 16, the equation for this channel is IB1 x (RTD – RCOMP) assuming that RLINE1 = RLINE2.

VIN0 = IB1 (RLINE1 + RTD) + (IB1 + IB2) (RLINE3 + RREF) $VIN1 = IB2 (RLINE2 + RCOMP) + (IB1 + IB2) (RLINE3 + RREF)$ If $RLINE1 = RLINE2$, then: $VIN = (VINO - VIN1) = IB1 (RTD - RCOMP)$

VIN Equation for Topology #1 (16)

The PT-100 changes linearly from 100 Ohm at 0°C to 146.07 Ohm at 120°C. If desired, choose a suitable compensating resistor (RCOMP) so that VIN can be virtually 0V at any desirable temperature. For example, if RCOMP = 100 Ohm, then at 0° C, VIN = 0V and thus a higher gain can be used.

The advantage of this circuit is its ratiometric configuration, where VREF = (IB1 + IB2) x (RREF). [Equation](#page-43-3) 17 shows that a ratiometric configuration eliminates IB1 and IB2 from the output equation, thus increasing the overall performance.

 $ADC_DOUT = \frac{[IB1(RTD - RCOMP)Gain]}{Q(DAL)RDEF}$ (2ⁿ) 2 (IB1+IB2)RREF $ADC_DOUT = \frac{VIN(Gain)}{2VREF}(2^n)$ VIN(Gain) $ADC_DOUT = \frac{[(RTD - RCOMP)Gain]}{(a)(b)(c)(c)(d)}$ (2ⁿ) 2(2)RREF ADC_DOUT Showing IB1 & IB2 Elimination (17) (17)

Figure 66. Topology #2: 3-wire RTD Using 1 Current Source

[Figure](#page-44-0) 66 shows the second topology for a 3-wire RTD application. Topology #2 shows the same connection as topology #1, but without IB2. Although this topology eliminates a current source, it requires two channel measurements as shown in [Equation](#page-44-1) 18.

 $VINO = IB1$ (RLINE1 + RTD + RLINE3 + RREF) $VIN1 = IB1$ (RLINE3 + RREF) V IN6 = IB1 (RREF) $CH0 = VINO - VIN1 = IB1 (RLINE1 + RTD)$ $CH1 = VIN1 - VING = IB1 (RLINE3)$

Assume RLINE1 = RLINE3, thus: CH0 - CH1 = IB1 (RTD)

VIN Equation for Topology #2 (18)

SNIS186A –MAY 2013–REVISED JANUARY 2014 **www.ti.com**

Thermocouple and IC Analog Temperature

Figure 67. Thermocouple with CJC

The LMP90080-Q1 is also ideal for thermocouple temperature applications. Thermocouples have several advantages that make them popular in many industrial and medical applications. Compare to RTDs, thermistors, and IC sensors, thermocouples are the most rugged, least expensive, and can operate over the largest temperature range.

A thermocouple is a sensor whose junction generates a differential voltage, VIN, that is relative to the temperature difference ($T_{hot} - T_{cold}$). T_{hot} is also known as the measuring junction or "hot" junction, which is placed at the measured environment. T_{cold} is also known as the reference or "cold" junction, which is placed at the measuring system environment.

Because a thermocouple can only measure a temperature difference, it does not have the ability to measure absolute temperature. To determine the absolute temperature of the measured environment (T_{hot}), a technique known as cold junction compensation (CJC) must be used.

In a CJC technique, the "cold" junction temperature, T_{cold} , is sensed by using an IC temperature sensor, such as the LM94022. The temperature sensor should be placed within close proximity of the reference junction and should have an isothermal connection to the board to minimize any potential temperature gradients.

Once T_{cold} is obtained, use a standard thermocouple look-up-table to find its equivalent voltage. Next, measure the differential thermocouple voltage and add the equivalent cold junction voltage. Lastly, convert the resulting voltage to temperature using a standard thermocouple look-up-table.

For example, assume $T_{cold} = 20^{\circ}$ C. The equivalent voltage from a type K thermocouple look-up-table is 0.798 mV. Next, add the measured differential thermocouple voltage to the T_{cold} equivalent voltage. For example, if the thermocouple voltage is 4.096 mV, the total would be 0.798 mV + 4.096 mV = 4.894 mV. Referring to the type K thermocouple table gives a temperature of 119.37°C for 4.894 mV.

Registers

- 1. If written to, RESERVED bits must be written to only 0 unless otherwise indicated.
- 2. Read back value of RESERVED bits and registers is unspecified and should be discarded.
- 3. Recommended values must be programmed and forbidden values must not be programmed where they are indicated in order to avoid unexpected results.
- 4. If written to, registers indicated as Reserved must have the indicated default value as shown below. Any other value can cause unexpected results.

Table 5. Register Map

SNIS186A –MAY 2013–REVISED JANUARY 2014 **www.ti.com**

EXAS ISTRUMENTS

Table 5. Register Map (continued)

Power and Reset Registers

Table 6. RESETCN

Table 7. SPI_RESET

(1) Once written, the contents of this register are sticky. That is, the content of this register cannot be changed with subsequent write. However, a Register reset clears the register as well as the sticky status.

Table 8. PWRCN

ADC Registers

Table 9. ADC_RESTART

Table 10. ADC_AUXCN

Table 11. ADC_DONE

Table 12. ADC_DOUT(1)

(1) Repeat reads of these registers are allowed as long as such reads are spaced apart by at least 72 µs.

Channel Configuration Registers

Table 13. CH_STS

Table 14. CH_SCAN(1)

⁽¹⁾ While writing to the CH_SCAN register, if 0x7 is written to FIRST_CH or LAST_CH the write to the entire CH_SCAN register is ignored.
(2) LAST_CH cannot be smaller than FIRST_CH. For example, if LAST_CH = CH5, then FIRS LAST_CH cannot be smaller than FIRST_CH. For example, if LAST_CH = CH5, then FIRST_CH cannot be CH6. If 0x7 is written it is ignored.

[LMP90080-Q1](http://www.ti.com/product/lmp90080-q1?qgpn=lmp90080-q1)

www.ti.com SNIS186A –MAY 2013–REVISED JANUARY 2014

Table 14. CH_SCAN[\(1\)](#page-50-0) (continued)

(3) FIRST_CH cannot be greater than LAST_CH. For example, if FIRST_CH = CH1, then LAST_CH cannot be CH0. If 0x7 is written it is ignored.

Table 15. CHx_INPUTCN

(1) To see the default values for each channel, refer to the table below.

STRUMENTS

EXAS

Table 16. Default VINx for CH0-CH6

Table 17. CHx_CONFIG

(1) When gain ≥ 16, the buffer is automatically included in the signal path irrespective of this bit.

Calibration Registers

Table 18. BGCALCN

Table 19. SCALCN

(1) When read, this bit will indicate the current System Calibration status. Since this coefficient determination mode will only take 1 conversion cycle, reading this register will only return 0x00, unless this register is read within 1 conversion window.

Table 21. CHx_SCAL_GAIN

Table 22. CHx_SCAL_SCALING

Table 23. CHx_SCAL_BITS_SELECTOR

Sensor Diagnostic Registers

Texas **ISTRUMENTS**

Table 24. SENDIAG_THLD

Table 25. SENDIAG_FLAGS

SPI Registers

Table 26. SPI_HANDSHAKECN

Table 27. SPI_STREAMCN

Table 28. DATA_ONLY_1

Table 29. DATA_ONLY_2

Table 30. SPI_DRDYBCN

Table 31. SPI_CRC_CN

Texas **NSTRUMENTS**

Table 32. SPI_CRC_DAT

GPIO Registers

Table 33. GPIO_DIRCN

(1) If D6 is used for DRDYB, then it cannot be used for GPIO.

Table 34. GPIO_DAT

REVISION HISTORY

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the \leq =1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMP90080-Q1 :

• Catalog: [LMP90080](http://focus.ti.com/docs/prod/folders/print/lmp90080.html)

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Oct-2024

*All dimensions are nominal

TEXAS INSTRUMENTS

www.ti.com 26-Oct-2024

TUBE

B - Alignment groove width

*All dimensions are nominal

PACKAGE OUTLINE

PWP0028A PowerPAD - 1.1 mm max height TM

PLASTIC SMALL OUTLINE

NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MO-153, variation AET.

EXAMPLE BOARD LAYOUT

PWP0028A PowerPAD™ - 1.1 mm max height

PLASTIC SMALL OUTLINE

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

PWP0028A PowerPAD™ - 1.1 mm max height

PLASTIC SMALL OUTLINE

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

11. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated