

SNx4HC244 Octal Buffers and Line Drivers With 3-State Outputs

1 Features

- Wide Operating Voltage Range of 2 V to 6 V
- High-Current Outputs Drive Up to 15 LSTTL Loads
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Low Power Consumption: I_{CC}, 80-µA (Maximum)
- Typical t_{pd} = 11 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 µA (Maximum)
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

2 Applications

- Servers
- LED Displays
- **Network Switches**
- Telecom Infrastructure
- **Motor Drivers**
- I/O Expanders


3 Description

The SNx4HC244 octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The SNx4HC244 devices are organized as two 4bit buffers and drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes noninverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the highimpedance state.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	BODY SIZE(3)
	J (CDIP, 20)	24.38mm × 7.62mm	24.38mm × 6.92mm
SN54HC244	W (CFP, 20)	13.72mm × 8.13mm	13.72mm × 6.92mm
	FK (LCCC, 20)	` '	8.89mm × 8.89mm
	DB (SSOP, 20)	7.2mm × 7.8mm	7.2mm × 5.3mm
	DW (SOIC, 20)	12.80mm × 10.3mm	12.8mm × 7.5mm
SN74HC244	N (PDIP, 20)	24.33mm x 9.4mm	24.33mm × 6.35mm
	NS (SOP, 20)	12.6mm × 7.8mm	12.6mm × 5.3mm
	PW (TSSOP, 20)	6.5mm × 6.4mm	6.5mm × 4.4mm

- (1) For more information, see Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)





Table of Contents

1 Features1	7.2 Functional Block Diagram12
2 Applications1	7.3 Feature Description12
3 Description1	7.4 Device Functional Modes12
4 Pin Configuration and Functions3	8 Application and Implementation14
5 Specifications4	
5.1 Absolute Maximum Ratings4	
5.2 ESD Ratings4	
5.3 Recommended Operating Conditions4	8.4 Layout Guidelines15
5.4 Thermal Information5	9 Device and Documentation Support17
5.5 Electrical Characteristics5	9.1 Documentation Support17
5.6 Electrical Characteristics – SN54HC2445	9.2 Receiving Notification of Documentation Updates17
5.7 Electrical Characteristics – SN74HC2446	9.3 Support Resources17
5.8 Switching Characteristics6	9.4 Trademarks17
5.9 Switching Characteristics – C _L = 50 pF8	9.5 Electrostatic Discharge Caution17
5.10 Switching Characteristics – C _L = 150 pF8	9.6 Glossary17
5.11 Typical Characteristic9	10 Revision History17
6 Parameter Measurement Information10	11 Mechanical, Packaging, and Orderable
7 Detailed Description12	Information18
7.1 Overview12	



4 Pin Configuration and Functions








Figure 4-2. FK Package 20-Pin LCCC Top View

	PIN	I/O ⁽¹⁾	DEGODIDATION
NO.	NAME	1/0(1)	DESCRIPTION
1	1 OE	I	Output Enable
2	1A1	I	Input
3	2Y4	0	Output
4	1A2	I	Input
5	2Y3	0	Output
6	1A3	I	Input
7	2Y2	0	Output
8	1A4	ı	Input
9	2Y1	0	Output
10	GND	_	Ground
11	2A1	I	Input
12	1Y4	0	Output
13	2A2	ı	Input
14	1Y3	0	Output
15	2A3	I	Input
16	1Y2	0	Output
17	2A4	ı	Input
18	1Y1	0	Output
19	2 OE	ı	Output Enable
20	V _{CC}	_	Power Pin

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage range, V _{CC}		-0.5	7	V
Input clamp current, I _{IK}	$V_1 < 0 \text{ or } V_1 > V_{CC}^{(2)}$		±20	mA
Output clamp current, I _{OK}	$V_O < 0$ or $V_O > V_{CC}$ (2)		±20	mA
Continuous output current, I _O	V _O = 0 or V _{CC}		±35	mA
Continuous current through V _{CC} or GNE)		±70	mA
Junction Temperature, T _J			150	°C
Storage temperature, T _{stg}		- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

		SN74HC244	VALUE	UNIT
V	V _(FOD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V(ESD)		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

MAX	UNIT
6	V
	V
0.5	
1.35	V
1.8	
V _{CC}	V
V _{CC}	V
1000	
500	ns/V
400	
	pF
125	°C
85	C
	V _{CC} V _{CC} 1000 500 400

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the Texas Instruments application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

Submit Document Feedback

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.4 Thermal Information

		SN74HC244					
		DW (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAL METRIC		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance (1)	109.1	122.7	84.6	113.4	131.8	°C/W
R _{θJC (top)}	Junction-to-case (top) thermal resistance	76	81.6	72.5	78.6	72.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	77.6	77.5	65.3	78.4	82.8	°C/W
$\Psi_{ m JT}$	Junction-to-top characterization parameter	51.5	46.1	55.3	47.1	21.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	77.1	77.1	65.2	78.1	82.4	°C/W
R _{θJC (bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.5 Electrical Characteristics

T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
			V _{CC} = 2 V	1.9	1.998		
		$I_{OH} = -20 \mu A$	V _{CC} = 4.5 V	4.4	4.499		
V _{OH}	$V_I = V_{IH}$ or V_{IL}		V _{CC} = 6 V	5.9	5.999		V
		$I_{OH} = -6 \text{ mA}, V_{CC} =$	4.5 V	3.98	4.3		
		I_{OH} = -7.8 mA, V_{CC}	I _{OH} = -7.8 mA, V _{CC} = 6 V				
			V _{CC} = 2 V		0.002	0.1	
		$I_{OL} = 20 \mu A$	V _{CC} = 4.5 V		0.001	0.1	
V _{OL}	$V_I = V_{IH}$ or V_{IL}		V _{CC} = 6 V		0.001	0.1	V
		I_{OL} = 6 mA, V_{CC} = 4	I _{OL} = 6 mA, V _{CC} = 4.5 V		0.17	0.26	
		I _{OL} = 7.8 mA, V _{CC} = 6 V			0.15	0.26	
I _I	$V_I = V_{CC}$ or 0, $V_{CC} = 6$	V			±0.1	±100	nA
I _{OZ}	$V_O = V_{CC}$ or 0, $V_I = V_{II}$	$V_O = V_{CC}$ or 0, $V_I = V_{IH}$ or V_{IL} , $V_{CC} = 6$ V			±0.01	±0.5	μΑ
Icc	$V_{I} = V_{CC} \text{ or } 0, I_{O} = 0, V_{CC}$	/ _{CC} = 6 V				8	μA
C _i	V _{CC} = 2 V to 6 V				3	10	pF

5.6 Electrical Characteristics - SN54HC244

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
V _{OH}	$V_I = V_{IH}$ or V_{IL}		V _{CC} = 2 V	1.9			
			V _{CC} = 4.5 V	4.4			
			V _{CC} = 6 V	5.9			V
		$I_{OH} = -6 \text{ mA}, V_{CC} = 4.5 \text{ V}$		3.7			
		$I_{OH} = -7.8 \text{ mA}, V_{CC} = 6 \text{ V}$		5.2			

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TES	ST CONDITIONS		MIN	TYP	MAX	UNIT
			V _{CC} = 2 V			0.1	
		I _{OL} = 20 μA	V _{CC} = 4.5 V			0.1	
V _{OL}			V _{CC} = 6 V			0.1	V
		I _{OL} = 6 mA, V _{CC} = 4.5 V				0.4	
		I _{OL} = 7.8 mA, V _{CC} = 6 V				0.4	
II	V _I = V _{CC} or 0, V _{CC} = 6 V					±1000	nA
I _{OZ}	$V_O = V_{CC}$ or 0, $V_I = V_{IH}$ or V_{IL}	, V _{CC} = 6 V				±10	μΑ
I _{CC}	$V_1 = V_{CC}$ or 0, $I_0 = 0$, $V_{CC} = 6$	V				160	μΑ
Ci	V _{CC} = 2 V to 6 V					10	pF

5.7 Electrical Characteristics - SN74HC244

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TE	ST CONDITIONS		MIN	TYP	MAX	UNIT
			V _{CC} = 2 V	1.9			
		I _{OH} = -20 μA	V _{CC} = 4.5 V	4.4			
V _{OH}	$V_I = V_{IH}$ or V_{IL}		V _{CC} = 6 V	5.9			V
		$I_{OH} = -6 \text{ mA}, V_{CC} = 4.5 \text{ V}$		3.84			
		$I_{OH} = -7.8 \text{ mA}, V_{CC} = 6 \text{ V}$		5.34			
	$V_{I} = V_{IH}$ or V_{IL}	I _{OL} = 20 μA	V _{CC} = 2 V			0.1	
			V _{CC} = 4.5 V			0.1	Ī
V _{OL}			V _{CC} = 6 V			0.1	V
		I _{OL} = 6 mA, V _{CC} = 4.5 V				0.33	
	I _{OL} = 7.8 mA, V _{CC} = 6 V					0.33	
I _I	$V_I = V_{CC}$ or 0, $V_{CC} = 6 V$					±1000	nA
I _{OZ}	$V_O = V_{CC}$ or 0, $V_I = V_{IH}$ or V_{IL}	$V_O = V_{CC}$ or 0, $V_I = V_{IH}$ or V_{IL} , $V_{CC} = 6 \text{ V}$				±5	μΑ
Icc	$V_{I} = V_{CC} \text{ or } 0, I_{O} = 0, V_{CC} = 6$					80	μΑ
Ci	V _{CC} = 2 V to 6 V					10	pF

5.8 Switching Characteristics

 $T_A = 25$ °C (unless otherwise noted; see Figure 6-1)

PARAMETER	TEST CONDI	TIONS		MIN	TYP	MAX	UNIT
		V _{CC} = 2 V	C _L = 50 pF		40	115	
		VCC - Z V	C _L = 150 pF		56	165	
t _{pd}	From A (input) to Y (output)	V _{CC} = 4.5 V	C _L = 50 pF		13	23	ns
	(input) to 1 (output)	VCC - 4.5 V	C _L = 150 pF		18	33	115
		V _{CC} = 6 V	C _L = 50 pF		11	20	
			C _L = 150 pF		15	28	
		V _{CC} = 2 V	C _L = 50 pF		75	150	
			C _L = 150 pF		100	200	
+	From \overline{OE} (input) to Y (output)	V _{CC} = 4.5 V	C _L = 50 pF		15	30	ns
t _{en}		V _{CC} - 4.5 V	C _L = 150 pF		20	40	115
		\/ = 6 \/	C _L = 50 pF		13	26	
		V _{CC} = 6 V	C _L = 150 pF		17	34	



 $T_A = 25$ °C (unless otherwise noted; see Figure 6-1)

PARAMETER	TEST CONDI	TIONS		MIN	TYP	MAX	UNIT
		V _{CC} = 2 V	C _L = 50 pF		75	150	
t _{dis}	From OE (input) to Y (output)	V _{CC} = 4.5 V	C _L = 50 pF		15	30	ns
		V _{CC} = 6 V	C _L = 50 pF		13	26	
	To Y (output)	V _{CC} = 2 V	C _L = 50 pF		28	60	
		V _{CC} - 2 V	C _L = 150 pF		45	210	
+		V _{CC} = 4.5 V	C _L = 50 pF		8	12	ns
T _t		V _{CC} - 4.5 V	C _L = 150 pF	,	17	42	115
		V _{CC} = 6 V	C _L = 50 pF		6	10	
		ACC - 0 A	C _L = 150 pF		13	36	

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



5.9 Switching Characteristics – C_L = 50 pF

over recommended operating free-air temperature range (unless otherwise noted; see Figure 6-1)

PARAMETER	TEST C	ONDITIONS		MIN	TYP	MAX	UNIT	
		V _{CC} = 2 V	SN54HC244			170		
		V _{CC} – 2 V	SN74HC244			145	ns	
+	From A (input) to Y (output)	V = 45V	SN54HC244			34		
t _{pd}	Profit A (input) to 1 (output)	V _{CC} = 4.5 V	SN74HC244			29	115	
		V _{CC} = 6 V	SN54HC244			29		
		VCC - 0 V	SN74HC244			25		
		V _{CC} = 2 V	SN54HC244			225		
		VCC - Z V	SN74HC244			190		
+	From \overline{OE} (input) to Y (output)	V _{CC} = 4.5 V	SN54HC244			45	ne	
t _{en}	From OE (input) to 1 (output)	V _{CC} - 4.5 V	SN74HC244			38		
		V _{CC} = 6 V	SN54HC244			38		
		ACC - 0 A	SN74HC244			32		
	From \overline{OE} (input) to Y (output)	V _{CC} = 2 V	SN54HC244			225		
		VCC - Z V	SN74HC244			190		
t		V _{CC} = 4.5 V	SN54HC244			45		
t _{dis}	Trom OE (input) to 1 (output)	VCC - 4.5 V	SN74HC244			38	ns	
		V _{CC} = 6 V	SN54HC244			38		
		ACC - Q A	SN74HC244			32		
		V - 2 V	SN54HC244			90		
		V _{CC} = 2 V	SN74HC244			75		
	To V (output)	V - 4 5 V	SN54HC244			18	no	
t _t	To Y (output)	V _{CC} = 4.5 V	SN74HC244			15	ns	
		V -6 V	SN54HC244			15		
		V _{CC} = 6 V	SN74HC244			13		

5.10 Switching Characteristics – C_L = 150 pF

over recommended operating free-air temperature range (unless otherwise noted; see Figure 6-1)

PARAMETER	TEST CO	ONDITIONS		MIN	TYP	MAX	UNIT	
		V - 2 V	SN54HC244			245		
t _{pd}		V _{CC} = 2 V	SN74HC244			210		
	France A (incress) to V (contract)	\\ - 45\\	SN54HC244			49		
	From A (input) to Y (output)	$V_{CC} = 4.5 V$	SN74HC244			42	ns	
		V - 6 V	SN54HC244			42		
		V _{CC} = 6 V	SN74HC244			35		
		V - 2 V	SN54HC244			300		
		V _{CC} = 2 V	SN74HC244	-	-	250		
4	From OF (input) to V (output)	\/ - 4 E \/	SN54HC244			60		
t _{en}	From OE (input) to Y (output)	$V_{CC} = 4.5 V$	SN74HC244			50	ns	
		V - 6 V	SN54HC244			51		
		V _{CC} = 6 V	SN74HC244			43		

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



over recommended operating free-air temperature range (unless otherwise noted; see Figure 6-1)

PARAMETER	TEST CON	TEST CONDITIONS								
		V - 2.V	SN54HC244			315				
		V _{CC} = 2 V	SN74HC244			265				
To V (output)	To V (output)	V _{CC} = 4.5 V	SN54HC244			63	no			
lt	To Y (output)	V _{CC} = 4.5 V	SN74HC244			53	ns			
		V - 6 V	SN54HC244			53				
		V _{CC} = 6 V	SN74HC244			45				

5.11 Typical Characteristic




Figure 5-1. Propagation Delay



6 Parameter Measurement Information




Figure 6-1. Load Circuit




Figure 6-2. Propagation Delay and Output Transition Times




Figure 6-3. Input Rise and Fall Times




Figure 6-4. Enable and Disable Times for 3-State Outputs

Submit Document Feedback

Note

NOTE:

- A. C_L includes probe and test-fixture capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{\rm O}$ = 50 Ω , $t_{\rm r}$ = 6 ns, $t_{\rm f}$ = 6 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Table 6-1. Switching Information Table

			<u> </u>		
PARA	METER	RL	CL	S1	S2
+	t _{PZH}	1 kΩ	50 pF or 150 pF	Open	Closed
Len	t _{PZL}	1 kΩ	50 pF or 150 pF	Closed	Open
	t _{PHZ}	1 kΩ	50 pF	Open	Closed
t _{dis}	t _{PLZ}	1 kΩ	50 pF	Closed	Open
t _{pd} or t _t	•	_	50 pF or 150 pF	Open	Open

7 Detailed Description

7.1 Overview

The SNx4HC244 contains 8 individual high speed CMOS buffers with Schmitt-trigger inputs and 3-state outputs.

Each buffer performs the boolean logic function xYn = xAn, with x being the bank number and n being the channel number.

Each output enable $(x\overline{OE})$ controls four buffers. When the $x\overline{OE}$ pin is in the low state, the outputs of all buffers in the bank x are enabled. When the $x\overline{OE}$ pin is in the high state, the outputs of all buffers in the bank x are disabled. All disabled output are placed into the high-impedance state.

To put the device in the high-impedance state during power up or power down, tie both \overline{OE} pins to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current sinking capability of the driver and the leakage of the pin as defined in the *Electrical Characteristics* table.

7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

7.3 Feature Description

7.3.1 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law (R = V ÷ I).

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in *Implications of Slow or Floating CMOS Inputs*.

Do not leave standard CMOS inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; a $10k\Omega$ resistor, however, is recommended and will typically meet all requirements.

7.4 Device Functional Modes

Table 7-1 lists the functional modes of the SNx4HC244.

Table 7-1. Function Table

INPU	TS ⁽¹⁾	OUTPUTS
ŌĒ	Α	Y
L	L	L
L	Н	Н
Н	X	Z

(1) H = High Voltage Level, L = Low Voltage Level, X = Do Not Care, Z = High-Impedance State

8 Application and Implementation


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

SN74HC244 is a high-drive CMOS device that can be used for a multitude of bus interface type applications where output drive or PCB trace length is a concern.

8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 8-1. SN74HC244 Application Schematic

8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads so routing and load conditions should be considered to prevent ringing.

8.2.2 Detailed Design Procedure

- 1. Recommended input conditions:
 - For rise time and fall time specifications, see Δt/ΔV in Section 5.3.
 - For specified high and low levels, see V_{IH} and V_{IL} in Section 5.3.
- 2. Recommend output conditions:
 - Load currents should not exceed I_O max per output and should not exceed the continuous current through V_{CC} or GND total current for the part. These limits are located in Section 5.1.
 - Outputs should not be pulled above V_{CC}.



8.2.3 Application Curve




Figure 8-2. Enable Time

8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A $0.1\mu F$ capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The $0.1\mu F$ and $1\mu F$ capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

8.4 Layout Guidelines

- · Bypass capacitor placement
 - Place near the positive supply terminal of the device
 - Provide an electrically short ground return path
 - Use wide traces to minimize impedance
 - Keep the device, capacitors, and traces on the same side of the board whenever possible
- Signal trace geometry
 - 8mil to 12mil trace width
 - Lengths less than 12cm to minimize transmission line effects
 - Avoid 90° corners for signal traces
 - Use an unbroken ground plane below signal traces
 - Flood fill areas around signal traces with ground
 - For traces longer than 12cm
 - · Use impedance controlled traces
 - Source-terminate using a series damping resistor near the output
 - · Avoid branches; buffer signals that must branch separately



8.4.1 Layout Example




Figure 8-3. Example Trace Corners for Improved Signal Integrity




Figure 8-4. Example Bypass Capacitor Placement for TSSOP and Similar Packages




Figure 8-5. Example Bypass Capacitor Placement for WQFN and Similar Packages




Figure 8-6. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages




Figure 8-7. Example Damping Resistor Placement for Improved Signal Integrity

Submit Document Feedback

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Links

Table 9-1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 9-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54HC244	Click here	Click here	Click here	Click here	Click here
SN74HC244	Click here	Click here	Click here	Click here	Click here

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (May 2022) to Revision G (January 2025) Added package size to Device Information table and updated structural layout of data sheet to current standards......1

Updated Features Description and corrected Functional Block Diagram image and Device Functional Modes table _______12

Changes from Revision E (May 2016) to Revision F (May 2022)

Page

Page

Junction-to-ambient thermal resistance values increased to match current function......5

Copyright © 2025 Texas Instruments Incorporated



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated





www.ti.com 9-Jan-2025

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8409601VRA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8409601VR A SNV54HC244J	Samples
5962-8409601VSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8409601VS A SNV54HC244W	Samples
84096012A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	84096012A SNJ54HC 244FK	Samples
8409601RA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8409601RA SNJ54HC244J	Samples
8409601SA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8409601SA SNJ54HC244W	Samples
JM38510/65705B2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65705B2A	Samples
JM38510/65705BRA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65705BRA	Samples
JM38510/65705BSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65705BSA	Samples
M38510/65705B2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65705B2A	Samples
M38510/65705BRA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65705BRA	Samples
M38510/65705BSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65705BSA	Samples
SN54HC244J	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54HC244J	Samples
SN74HC244APWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244A	Samples
SN74HC244DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samples
SN74HC244DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samples
SN74HC244DWRE4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samples



PACKAGE OPTION ADDENDUM

www.ti.com 9-Jan-2025

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HC244DWRG4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samples
SN74HC244N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC244N	Samples
SN74HC244NE4	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC244N	Samples
SN74HC244NSR	ACTIVE	SOP	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samples
SN74HC244NSRG4	ACTIVE	SOP	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samples
SN74HC244PW	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85	HC244	
SN74HC244PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samples
SN74HC244PWRE4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samples
SN74HC244PWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244	Samples
SN74HC244PWT	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85	HC244	
SN74HC244QDWRG4Q1	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		HC244Q	Samples
SNJ54HC244FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	84096012A SNJ54HC 244FK	Samples
SNJ54HC244J	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8409601RA SNJ54HC244J	Samples
SNJ54HC244W	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8409601SA SNJ54HC244W	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



9-Jan-2025 www.ti.com

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC244, SN54HC244-SP, SN74HC244:

Catalog: SN74HC244, SN54HC244

Automotive: SN74HC244-Q1, SN74HC244-Q1

Enhanced Product: SN74HC244-EP, SN74HC244-EP

Military: SN54HC244

Space: SN54HC244-SP

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



PACKAGE OPTION ADDENDUM

www.ti.com 9-Jan-2025


- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application



www.ti.com 7-Dec-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC244APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HC244APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74HC244DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HC244DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HC244DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HC244DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC244DWRG4	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC244NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HC244NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HC244PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HC244PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HC244QDWRG4Q1	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1



www.ti.com 7-Dec-2024



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC244APWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HC244APWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HC244DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74HC244DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74HC244DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC244DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC244DWRG4	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC244NSR	SOP	NS	20	2000	367.0	367.0	45.0
SN74HC244NSR	SOP	NS	20	2000	367.0	367.0	45.0
SN74HC244PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HC244PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HC244QDWRG4Q1	SOIC	DW	20	2000	367.0	367.0	45.0

PACKAGE MATERIALS INFORMATION



www.ti.com 7-Dec-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-8409601VSA	W	CFP	20	25	506.98	26.16	6220	NA
84096012A	FK	LCCC	20	55	506.98	12.06	2030	NA
8409601SA	W	CFP	20	25	506.98	26.16	6220	NA
JM38510/65705B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/65705BSA	W	CFP	20	25	506.98	26.16	6220	NA
M38510/65705B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
M38510/65705BSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74HC244N	N	PDIP	20	20	506	13.97	11230	4.32
SN74HC244NE4	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54HC244FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54HC244W	W	CFP	20	25	506.98	26.16	6220	NA

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

 D. Index point is provided on cap for terminal identification only.

 E. Falls within Mil—Std 1835 GDFP2—F20







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated