
SDLS048

FUNCTION TABLE INPUTS OUTPUT А 8 L L L Ł н н Н L н н н L H = high level, L = low level


logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


logic diagram (each gate)



positive logic

$$Y = A \oplus B = \overline{A} \cdot B + A \cdot \overline{B}$$


schematics of inputs and outputs




PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard werranty. Production processing does not necessarily include tasting of all parameters.



SN54136, SN54LS136, SN74136, SN74LS136 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS DECEMBER 1972 - REVISED MARCH 1988





NC - No internal connection

SN54136, SN74136 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1) | | | , | | | | | • | | | | | | | - 7 | V |
|---|----|--|---|---|--|---|--|---|---|--|--|----|------|------|-------------------|----|
| Input voltage | | | | - | | | | | - | | | | | | 5.5 | V |
| Operating free-air temperature range: SN54136 | j. | | , | | | , | | | | | | -5 | ،5°(| C to | 125 | ,C |
| SN74136 | ι. | | | | | | | | | | | | 0 | °C 1 | o 70 [°] | °C |
| Storage temperature range | | | | | | | | | | | | -6 | i5°(| C to | 150 | ,С |

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

| | | SN5413 | 6 | | SN7413 | 6 | UNIT |
|------------------------------------|------|--------|-----|------|--------|------|------|
| | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| Supply voltage, VCC | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | v |
| High-level input voltage, VIH | 2 | | | 2 | | | V |
| Low-level input voltage, VIL | | | 0.B | | | 0.8 | v |
| High-level output voltage, VOH | | | 5.5 | | | 5.5 | V |
| Low-level output current, IOL | | | 16 | · | | 16 | mA |
| Operating free-air temperature, TA | - 55 | | 125 | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | | | ONDITIONS | | | SN5413 | 6 | 4 | SN7413 | 6 | |
|-----------------|------------------|---------------------------|----------------------|-------------------------|-----|--------|-------|-----|--------|-------|------|
| PARAMETER | | 1551 0 | ONDITIONS | | MIN | түр‡ | MAX | MIN | TYP‡ | MAX | UNIT |
| VIK | $V_{CC} = MIN$, | lį ≠ −8 mA | | | | | - 1.5 | | | - 1.5 | V |
| | $V_{CC} = MIN,$ | $V_{\rm H} = 2 V_{\rm c}$ | $V_{ L} = 0.8 V_{,}$ | VOH = 5.5 V | | | | | | 0.25 | ~~^ |
| юн | $V_{CC} = MIN$, | VIH = 2 V. | $V_{ L} = 0.7 V,$ | VOH = 5.5 V | | | 0.25 | | | | mA |
| VOL | $V_{CC} = MIN,$ | $V_{\rm H} = 2 V_{\rm c}$ | $V_{ L} = 0.8 V,$ | 1 _{0L} = 16 mA | | 0.2 | 0.4 | | 0.2 | 0.4 | V |
| 4 | $V_{CC} = MAX,$ | V ₁ = 5.5 V | | | | | 1 | | | 1 | mА |
| Чн | $V_{CC} = MAX,$ | VI = 2.4 V | | | | | 40 | | | 40 | μA |
| i _{lL} | $V_{CC} = MAX,$ | V _I = 0.4 V | | | | | - 1.6 | | | - 1.6 | mA |
| | $V_{CC} = MAX,$ | See Note 2 | | | | 30 | 43 | | 30 | 50 | mA |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡] All typical values are at V_{CC} = 5 V, T_A = 25 °C. NOTE 2: I_{CC} is measured with one input of each gate at 4.5 V, the other inputs grounded, and the outputs open.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

| PARAMETER | FROM (INPUT) | TEST CO | NDITIONS | MIN | TYP | MAX | UNIT |
|------------------|-----------------|-------------------|----------------------------|---------|-----|-----|------|
| ^t PLH | A or B | Other input low | a | | 12 | 18 | |
| tPHL | | Other input low | CL = 15 pF, RL = 400 Ω, | | 39 | 50 | ns |
| tPLH | AorB | Other is nut high | | · · · · | 14 | 22 | ns |
| трнг | | Other input high | See Note 3 | | 42 | 55 | |

 $\P_{\mathsf{tp}_{\mathsf{LH}}}$ propagation delay time, low-to-high-level output

TPLH propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN54LS136, SN74LS136 **QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES** WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1) | | | | | | | | | | 7V |
|---------------------------------------|-----------|--|---|--|---|--|--|------|--|----------------|
| Input voltage | | | | | | | | | | 7V |
| Operating free-air temperature range: | SN54LS136 | | - | | - | | | | | ~55°C to 125°C |
| | SN74LS136 | | | | | | | | | . 0°C to 70°C |
| Storage temperature range | | | | | | | | | | a 0 |

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

| | SP | 154LS1 | 36 | SI | 174LS1 | 36 | UNIT |
|------------------------------------|-----|--------|-----|------|--------|------|------|
| | MIN | NOM | MAX | MIN | NOM | MAX | |
| Supply voltage, V _{CC} | 4,5 | 5 | 5.5 | 4.75 | ទ | 5.25 | V |
| High-level output voltage, VOH | | | 5.5 | | | 5.5 | V |
| Low-level output current, IOL | | | 4 | | | 8 | mA |
| Operating free-air temperature, TA | -55 | | 125 | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| BARAMETER | TEAT OOL | | SI | 154LS1 | 36 | SI | 36 | | |
|--|--|---|-----|--------|------|-----|------|------|------|
| | TEST COM | apirions. | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| VIH High-level input voltage | | | 2 | | | 2 | | | V |
| VIL Low-level input voltage | | | | | 0.7 | | • | 0.8 | V |
| VIK Input clamp voltage | V _{CC} = MIN, | lj = −18 mA | | | -1.5 | | | -1.5 | V |
| IOH High-level output current | V _{CC} = MIN, V _{IL} = V _{IL} max, | V _{IH} = 2 V, V _{OH} = 5.5 V | - | | 100 | | | 100 | μA |
| VOI Low-level output voltage | $V_{CC} = MIN,$ $V_{IH} = 2 V,$ | IOL = 4 mA | | 0.25 | 0.4 | | 0.25 | 0.4 | v |
| | VIL = VIL max | IOL = 8 mA | 1 | | | | 0.35 | 0.5 | |
| I Input current at maximum input voltage | V _{CC} = MAX, | V = 7 V | | | 0.2 | | | 0.2 | mΑ |
| IIH High-level input current | V _{CC} = MAX, | V ₁ = 2.7 V | | | 40 | | | 40 | μA |
| IL Low-level input current | V _{CC} = MAX, | V1 = 0.4 V | | | -0.8 | † | _ | -0.8 | mΑ |
| ICC Supply current | V _{CC} = MAX, | See Note 2 | 1 | 6.1 | 10 | | 6.1 | 10 | mA |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. [‡]Ail typical values are at V_{CC} = 5 V, T_A = 25°C.

NOTE 2: 1_{CC} is measured with one input of each gate at 4.5 V, the other inputs grounded, and the outputs open.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

| PARAMETER ¹ | FROM (INPUT) | TEST CO | NDITIONS | MIN | TYP | MAX | UNIT |
|------------------------|-----------------|------------------|-------------------------|-----|-----|-----|------|
| tPLH | A or B | Other input low | 0 - 15 - 5 | | 18 | 30 | ns |
| ^t РНL | 2010 | | C _L = 15 pF, | | 18 | 30 | 115 |
| tPLH | A or B | Other input high | R_=2kΩ, (See Note 3) | | 18 | 30 | ns |
| ^t PHL | | Other input high | (588 1006 37 | | 18 | 30 | 113 |

ItpLH propagation delay time, low-to-high-level output

tp[H propagation delay time, high-to-low-level output NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

Texas INSTRUMENTS POST OFFICE BOX 655012 . DALLAS, TEXAS 75265



PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|---------------------|--------------------------------------|----------------------|--------------|------------------------------------|---------|
| 5962-9231901MCA | ACTIVE | CDIP | J | 14 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-9231901MC A SNJ54LS136J | Samples |
| SN54LS136J | ACTIVE | CDIP | J | 14 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | SN54LS136J | Samples |
| SN74LS136DR | ACTIVE | SOIC | D | 14 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LS136 | Samples |
| SN74LS136N | ACTIVE | PDIP | N | 14 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | 0 to 70 | SN74LS136N | Samples |
| SN74LS136NE4 | ACTIVE | PDIP | N | 14 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | 0 to 70 | SN74LS136N | Samples |
| SN74LS136NSR | ACTIVE | SOP | NS | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 74LS136 | Samples |
| SNJ54LS136J | ACTIVE | CDIP | J | 14 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-9231901MC A SNJ54LS136J | Samples |

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS136, SN74LS136 :

Catalog : SN74LS136

• Military : SN54LS136

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *A | I dimensions are nominal | | | | | | | | | | | | |
|----|--------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| ſ | Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| | SN74LS136DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| | SN74LS136NSR | SOP | NS | 14 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |



www.ti.com

PACKAGE MATERIALS INFORMATION

7-Dec-2024



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LS136DR | SOIC | D | 14 | 2500 | 356.0 | 356.0 | 35.0 |
| SN74LS136NSR | SOP | NS | 14 | 2000 | 356.0 | 356.0 | 35.0 |

TEXAS INSTRUMENTS

www.ti.com

7-Dec-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | Τ (μm) | B (mm) |
|--------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN74LS136N | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74LS136N | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74LS136NE4 | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74LS136NE4 | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated