





# SN74LV165B-EP Enhanced Product, 2-V to 5.5-V, Low-Noise, **Parallel-Load 8-Bit Shift Registers**

## 1 Features

Texas

INSTRUMENTS

- 2 V to 5.5 V V<sub>CC</sub> operation
- Maximum  $t_{pd}$  of 10.5 ns at 5 V
- Supports mixed-mode voltage operation on all ports
- Ioff supports partial-power-down mode operation
- Latch-up performance exceeds 250 mA per JESD 17
- Operating ambient temperature: -55°C to +125°C
- Supports defense, aerospace, and medical applications:
  - Controlled baseline
  - One assembly and test site
  - One fabrication site
  - Extended product life cycle
  - Product traceability

## 2 Applications

• Increase the number of inputs on a microcontroller

# **3 Description**

The SN74LV165B-EP device is a parallel-load, 8-bit shift registers designed for 2 V to 5.5 V  $V_{CC}$  operation.


When the device is clocked, data is shifted toward the serial output Q<sub>H</sub>. Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/ LD) input. The SN74LV165B-EP devices features a clock-inhibit function and a complemented serial output,  $\overline{Q}_{H}$ .

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>		
SN74LV165B-EP	PW (TSSOP, 16)	5 mm × 6.4 mm		

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Logic Diagram (Positive Logic)



# **Table of Contents**

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	
5 Pin Configuration and Functions	3
6 Specifications	4
6.1 Absolute Maximum Ratings	4
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	
6.4 Thermal Information	5
6.5 Electrical Characteristics	6
6.6 Timing Requirements, V <sub>CC</sub> = 2.5 V ± 0.2 V	6
6.7 Timing Requirements, $V_{CC}$ = 3.3 V ± 0.3 V	6
6.8 Timing Requirements, V <sub>CC</sub> = 5 V ± 0.5 V	7
6.9 Switching Characteristics, V <sub>CC</sub> = 2.5 V ± 0.2 V	<mark>8</mark>
6.10 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V	<mark>8</mark>
6.11 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V	<mark>8</mark>
6.12 Operating Characteristics	8
6.13 Typical Characteristics	9
7 Parameter Measurement Information	

8	Detailed Description	11
	8.1 Overview	
	8.2 Functional Block Diagram	11
	8.3 Feature Description.	.11
	8.4 Device Functional Modes	
9	Application and Implementation	
	9.1 Application Information	13
	9.2 Typical Application	
	9.3 Power Supply Recommendations	
	9.4 Layout	
1	0 Device and Documentation Support	
	10.1 Related Documentation	
	10.2 Receiving Notification of Documentation Updates	
	10.3 Support Resources	
	10.4 Trademarks	
	10.5 Electrostatic Discharge Caution	
	10.6 Glossary	
1	1 Mechanical, Packaging, and Orderable	
-	Information	17

# **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision * (January 2023) to Revision A (August 2023)	Page
•	Changed the status of the data sheet from: Advanced Information to: Production Data	1



# **5** Pin Configuration and Functions

SH/LD	10	16	□□ V <sub>cc</sub>
CLK 🗖	2	15	CLK INH
E 🖂	3	14	⊐⊐ D
F 🗖	4	13	□□c
G 🗖	5	12	💷 в
Н	6	11	—— A
	7	10	
GND 🗖	8	9	

## Figure 5-1. SN74LV165B-EP PW Package, 16-Pin TSSOP (Top View)

#### Table 5-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION		
NAME	NO.	ITFE	DESCRIPTION		
A	11	I	Serial input A		
В	12	I	Serial input B		
С	13	I	Serial input C		
CLK	2	I	Storage clock		
CLK INH	15	I	Storage clock		
D	14	I	Serial input D		
E	3	I	Serial input E		
F	4	I	Serial input F		
G	5	I	Serial input G		
GND	8	—	Ground pin		
Н	6	I	Serial input H		
Q <sub>H</sub>	7	0	Output H, inverted		
Q <sub>H</sub>	9	0	Output H		
SH/ LD	1	I	Load Input		
SER	10	I	Serial input		
V <sub>CC</sub>	16	—	Power pin		

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.



# 6 Specifications 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
VI	Input voltage <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>		-0.5	7	V
Vo	Output voltage <sup>(2) (3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
lo	Continuous output current	$V_{O}$ = 0 to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 5.5 V maximum.

## 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process



# 6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
V	High lovel input veltage	V <sub>CC</sub> = 2 V	1.5		V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2.3 V to 5.5 V	V <sub>CC</sub> × 0.7		v
V	Low-level input voltage	V <sub>CC</sub> = 2 V		0.5	V
V <sub>IL</sub>		V <sub>CC</sub> = 2.3 V to 5.5 V	V	/ <sub>CC</sub> × 0.3	v
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
	High-level output current	V <sub>CC</sub> = 2 V		-50	μA
		V <sub>CC</sub> = 2.3 V to 2.7 V		-2	mA
I <sub>OH</sub>		V <sub>CC</sub> = 3 V to 3.6 V		-6	
		V <sub>CC</sub> = 4.5 V to 5.5 V		-12	
		V <sub>CC</sub> = 2 V		50	μA
		V <sub>CC</sub> = 2.3 V to 2.7 V		2	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		6	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V		12	
		V <sub>CC</sub> = 2.3 V to 2.7 V		200	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100	ns/V
		V <sub>CC</sub> = 4.5 V to 5.5 V		20	
T <sub>A</sub>	Operating free-air temperature		-55	125	°C

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See *Implications of Slow or Floating* CMOS Inputs.

### 6.4 Thermal Information

		SN74LV165B-EP	
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	UNIT
		16 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	131.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	69.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	75.8	°C/W
ΨJT	Junction-to-top characterization parameter	21.0	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	75.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	°C/W

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.



### **6.5 Electrical Characteristics**

	PARAMETER	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> - 0.1			
V	I <sub>OH</sub> = -2 mA	2.3 V	2			V
V <sub>OH</sub>	I <sub>OH</sub> = –6 mA	3 V	2.48			v
	I <sub>OH</sub> = -12 mA	4.5 V	3.8			
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V			0.1	
V	I <sub>OL</sub> = 2 mA	2.3 V			0.4	V
V <sub>OL</sub>	I <sub>OL</sub> = 6 mA	3 V			0.44	v
	I <sub>OL</sub> = 12 mA	4.5 V			0.55	
Ц	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±1	μA
I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			20	μA
I <sub>off</sub>	$V_{I}$ or $V_{O}$ = 0 to 5.5 V	0 V			5	μA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		1.7		pF

over operating free-air temperature range (unless otherwise noted).

## 6.6 Timing Requirements, $V_{CC}$ = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

PARAMETER		TEST CONDITION	25°	C	–55°C to 125°C		UNIT
		TEST CONDITION	MIN	MAX	MIN	MAX	UNIT
+	Pulse duration	CLK high or low	8.5		9		ns
lw .	Fuise duration	SH/ LD low	11		13		115
	Setup time	SH/ LD high before CLK↑	7		8.5		
		SER before CLK↑	8.5		9.5		
Lsu		CLK INH before CLK↑	7		7		ns
		Data before SH/ LD↑	11.5		12		
		SER data after CLK↑	-1		0		
t <sub>h</sub>	Hold time	Parallel data after SH/ LD↑	0		0		ns
		SH/ LD high after CLK↑	0		0		

## 6.7 Timing Requirements, V<sub>CC</sub> = 3.3 V $\pm$ 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

	PARAMETER	TEST CONDITION	25°	с	–55°C to	o 125°C	UNIT
	FARAMETER	TEST CONDITION	MIN	MAX	MIN	MAX	
+	Pulse duration	CLK high or low	6		7		nc
L <sub>w</sub>	Fuise duration	SH/ LD low	7.5		9		ns
		SH/ LD high before CLK↑	5		6		
	Setup time	SER before CLK↑ 5 6			1		
t <sub>su</sub>	Setup time	CLK INH before CLK↑	5		5		ns
		Data before SH/ LD↑	a before SH/ LD↑ 7.5 8.5			1	
		SER data after CLK↑	0		0		
t <sub>h</sub> Hold time		Parallel data after SH/ LD↑	0.5		0.5		ns
		SH/ LD high after CLK↑	0		0		1



# 6.8 Timing Requirements, $V_{CC}$ = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

	PARAMETER	TEST CONDITION	25°	с	–55°C to	UNIT	
	FARAMETER	TEST CONDITION	MIN	MAX	MIN		
	Pulse duration	CLK high or low	4		4		
τ <sub>w</sub>	Fuise duration	SH/ LD low	5		6		ns
		SH/ LD high before CLK↑	4		4		
	Setup time	SER before CLK↑	4		4		ns
t <sub>su</sub>	Setup time	CLK INH before CLK↑	K INH before CLK↑ 3.5		3.5		115
		Data before SH/ ID↑	5		5		
		SER data after CLK↑	0.5		0.5		
t <sub>h</sub>	Hold time	Parallel data after SH/ LD↑	1		1		ns
		SH/ LD high after CLK↑	0.5		0.5		




Figure 6-1. Typical Shift, Load, and Inhibit Sequences

## 6.9 Switching Characteristics, V<sub>CC</sub> = 2.5 V $\pm$ 0.2 V

PARAMETE	FROM	то	LOAD		25°C		-55	°C to 125°C	UNIT
R	(INPUT)	(OUTPUT)	CAP	MIN	ТҮР	MAX	MIN	TYP MAX	
f <sub>max</sub>			C <sub>L</sub> = 15 pF	50	80		45		MHz
Imax			C <sub>L</sub> = 50 pF	40	65		35		
	CLK				12.2	19.8	1	22	
t <sub>pd</sub>	SH/ LD	$Q_H$ or $\overline{Q}$	C <sub>L</sub> = 15 pF		13.1	21.5	1	23.5	ns
	Н				12.9	21.7	1	24	
	CLK				15.3	23.3	1	26	
t <sub>pd</sub>	SH/ LD	$Q_H$ or $\overline{Q}$	C <sub>L</sub> = 50 pF		16.1	25.1	1	28	ns
	Н				15.9	25.3	1	28	

#### over operating free-air temperature range (unless otherwise noted), (see Figure 7-1)

## 6.10 Switching Characteristics, V<sub>CC</sub> = 3.3 V $\pm$ 0.3 V

over operating free-air temperature range (unless otherwise noted), (see Figure 7-1)

PARAMETE	FROM	то	LOAD		25°C		-55	°C to 125°C	
R	(INPUT)	(OUTPUT)	CAP	MIN	ТҮР	MAX	MIN	TYP MAX	
f			C <sub>L</sub> = 15 pF	65	115		55		MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF	60	90		50		
	CLK				8.6	15.4	1		18
t <sub>pd</sub>	SH/ LD	$Q_H$ or $\overline{Q}$	C <sub>L</sub> = 15 pF		9.1	15.8	1	1	3.5 ns
	Н				8.9	14.1	1	1	3.5
	CLK				10.9	14.9	1	1	3.9
t <sub>pd</sub>	SH/ LD	$Q_H$ or $\overline{Q}$	C <sub>L</sub> = 50 pF		11.3	19.3	1		22 ns
	Н				11.1	17.6	1		20

### 6.11 Switching Characteristics, $V_{CC}$ = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted), (see Figure 7-1)

PARAMETE	FROM	то	LOAD		25°C		-55	°C to 125	°C	UNIT
R	(INPUT)	(OUTPUT)	САР	MIN	TYP	MAX	MIN	ТҮР	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> = 15 pF	110	165		90			MHz
Imax			C <sub>L</sub> = 50 pF	95	125		85			
	CLK				6	9.9	1		11.5	
t <sub>pd</sub>	SH/ LD	$Q_H$ or $\overline{Q}$	C <sub>L</sub> = 15 pF		6	9.9	1		11.5	ns
	Н				6	9.9	1		10.5	
	CLK				7.7	11.9	1		13.5	
t <sub>pd</sub>	SH/ LD	$Q_H$ or $\overline{Q}$	C <sub>L</sub> = 50 pF		7.7	11.9	1		13.5	ns
	Н				7.6	11	1		12.5	


### 6.12 Operating Characteristics

T<sub>A</sub> = 25°C

	PARAMETER	TEST C	ONDITIONS	Vcc	ТҮР	UNIT
C	Power dissipation capacitance	C <sub>1</sub> = 50 pF	f = 10 MHz	3.3 V	36.1	nE
Cpd		CL - 30 pr	1 - 10 10112	5 V	37.5	ρr




## 6.13 Typical Characteristics





### **7 Parameter Measurement Information**



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns,
- and t<sub>f</sub> ≤ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 7-1. Load Circuit and Voltage Waveforms



## 8 Detailed Description

### 8.1 Overview


The SN74LV165B-EP device is a parallel-load, 8-bit shift registers designed for 2 V to 5.5 V V<sub>CC</sub> operation.

When the device is clocked, data is shifted toward the serial output  $Q_H$ . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/  $\overline{LD}$ ) input. The SN74LV165B-EP features a clock-inhibit function and a complemented serial output,  $\overline{Q}_H$ .

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/  $\overline{\text{LD}}$  is held high and clock inhibit (CLK INH) is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH accomplishes clocking, CLK INH must be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/  $\overline{\text{LD}}$  is held high. The parallel inputs to the register are enabled while SH/  $\overline{\text{LD}}$  is held low, independently of the levels of CLK, CLK INH, or SER.

SN74LV165B-EP is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

#### 8.3.2 Latching Logic

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory.

When the device is powered on, the state of each latch is unknown. There is no default state for each latch at start-up.

The output state of each latching logic circuit only remains stable as long as power is applied to the device within the supply voltage range specified in the *Recommended Operating Conditions* table.

Copyright © 2023 Texas Instruments Incorporated




#### 8.3.3 Partial Power Down (I<sub>off</sub>)

This device includes circuitry to disable all outputs when the supply pin is held at 0 V. When disabled, the outputs will neither source nor sink current, regardless of the input voltages applied. The amount of leakage current at each output is defined by the l<sub>off</sub> specification in the *Electrical Characteristics* table.

#### 8.3.4 Clamp Diode Structure

Figure 8-1 shows the inputs and outputs to this device have negative clamping diodes only.

**CAUTION** Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



#### Figure 8-1. Electrical Placement of Clamping Diodes for Each Input and Output

#### 8.4 Device Functional Modes

Table 8-1 and Table 8-2 list the functional modes of the SN74LV165B-EP.

	INPUTS <sup>(1)</sup>		FUNCTION
SH/LD	CLK	CLK INH	FUNCTION
L	Х	Х	Parallel load
Н	Н	Х	No change
Н	Х	Н	No change
Н	L	↑	Shift <sup>(2)</sup>
Н	1	L	Shift <sup>(2)</sup>

#### Table 8-1. Operating Mode Table

 H = High Voltage Level, L = Low Voltage Level, X = Do Not Care, ↑ = Low to High transition

(2) Shift: content of each internal register shifts towards serial output Q<sub>H</sub>. Data at SER is shifted into the first register.

Table 8-2.	Output	Function	Table
------------	--------	----------	-------

INTERNAL RE	GISTERS <sup>(1)</sup> (2)	OUTP	UTS <sup>(2)</sup>
A — G	н	Q	Q
Х	L	L	Н
Х	Н	Н	L

- (1) Internal registers refer to the shift registers inside the device. These values are set by either loading data from the parallel inputs, or by clocking data in from the serial input.
- (2) H = High Voltage Level, L = Low Voltage Level, X = Do Not Care



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74LV165B-EP is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low-drive and slow-edge rates minimize overshoot and undershoot on the outputs.

#### 9.2 Typical Application




Figure 9-1. Input Expansion with Shift Registers



#### 9.2.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LV165B-EP plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LV165B-EP plus the maximum supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74LV165B-EP can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74LV165B-EP can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices*.

#### CAUTION

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 9.2.2 Input Considerations

Input signals must cross  $V_{IL(max)}$  to be considered a logic LOW, and  $V_{IH(min)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LV165B-EP (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k $\Omega$  resistor value is often used due to these factors.

The SN74LV165B-EP has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.



#### 9.2.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.


Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

#### 9.2.4 Detailed Design Procedure

- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.
- Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; by design, however, it will
  optimize performance. This can be accomplished by providing short, appropriately sized traces from the
  SN74LV165B-EP to one or more of the receiving devices.
- Ensure the resistive load at the output is larger than (V<sub>CC</sub> / I<sub>O(max)</sub>) Ω, which will not violate the maximum output current from the *Absolute Maximum Ratings*. Most CMOS inputs have a resistive load measured in MΩ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

#### 9.2.5 Application Curves





#### 9.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Absolute Maximum Ratings* section. Each V<sub>CC</sub> terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- $\mu$ F capacitor; if there are multiple V<sub>CC</sub> terminals, then TI recommends a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor must be installed as close as possible to the power terminal for best results.



## 9.4 Layout

### 9.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

#### 9.4.2 Layout Example




Figure 9-3. Layout Example for the SN74LV165B-EP in the PW Package





# 10 Device and Documentation Support

#### **10.1 Related Documentation**

For related documentation, see the following:

- Texas Instruments, Power-Up Behavior of Clocked Devices
- Texas Instruments, Introduction to Logic

#### **10.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com. In the upper right-hand corner, click the *Alert me* button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

#### **10.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### **10.4 Trademarks**

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **10.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV165BMPWREP	ACTIVE	TSSOP	PW	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LV165BEP	Samples
V62/23606-01XE	ACTIVE	TSSOP	PW	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		LV165BEP	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

25-Nov-2024



TEXAS

www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV165BMPWREP	TSSOP	PW	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

2-Sep-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV165BMPWREP	TSSOP	PW	16	3000	356.0	356.0	35.0

# **PW0016A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0016A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated