

# Analog Engineer's Circuit

## Difference Amplifier (Subtractor) Circuit




### Design Goals

Input ( $V_{i2}-V_{i1}$ )		Output		CMRR (min)	Supply		
$V_{idiffMin}$	$V_{idiffMax}$	$V_{oMin}$	$V_{oMax}$	dB	$V_{cc}$	$V_{ee}$	$V_{ref}$
-1.25 V	1.25 V	-2.5 V	2.5 V	50	2.75 V	-2.75 V	0 V

### Design Description

This design inputs two signals,  $V_{i1}$  and  $V_{i2}$ , and outputs their difference (subtracts). The input signals typically come from low-impedance sources because the input impedance of this circuit is determined by the resistive network. Difference amplifiers are typically used to amplify differential input signals and reject common-mode voltages. A common-mode voltage is the voltage common to both inputs. The effectiveness of the ability of a difference amplifier to reject a common-mode signal is known as common-mode rejection ratio (CMRR). The CMRR of a difference amplifier is dominated by the tolerance of the resistors.



Copyright © 2018, Texas Instruments Incorporated

### Design Notes

1. Use the op amp in a linear operating region. Ensure that the inputs of the op amp do not exceed the common-mode range of the device. Linear output swing is usually specified under the  $A_{OL}$  test conditions.
2. The input impedance is determined by the input resistive network. Make sure these values are large when compared to the output impedance of the sources.
3. Using high-value resistors can degrade the phase margin of the circuit and introduce additional noise in the circuit.
4. Avoid placing capacitive loads directly on the output of the amplifier to minimize stability issues.
5. Small-signal bandwidth is determined by the noise gain (or non-inverting gain) and op amp gain-bandwidth product (GBP). Additional filtering can be accomplished by adding a capacitors in parallel to  $R_3$  and  $R_4$ . Adding capacitors in parallel with  $R_3$  and  $R_4$  will also improve stability of the circuit if high-value resistors are used.
6. Large signal performance may be limited by slew rate. Therefore, check the maximum output swing versus frequency plot in the data sheet to minimize slew-induced distortion.
7. For more information on op amp linear operating region, stability, slew-induced distortion, capacitive load drive, driving ADCs, and bandwidth please see the *Design References* section.

## Design Steps

The complete transfer function for this circuit is shown below.

$$V_o = V_{i1} \times \left(-\frac{R_3}{R_1}\right) + V_{i2} \times \left(\frac{R_4}{R_2 + R_4}\right) \times \left(1 + \frac{R_3}{R_1}\right) + V_{ref} \times \left(\frac{R_2}{R_2 + R_4}\right) \times \left(1 + \frac{R_3}{R_1}\right)$$

If  $R_1 = R_2$  and  $R_3 = R_4$  the transfer function for this circuit simplifies to the following equation.

$$V_o = (V_{i2} - V_{i1}) \times \frac{R_3}{R_1} + V_{ref}$$

- Where the gain,  $G$ , is  $R_3/R_1$ .

- Determine the starting value of  $R_1$  and  $R_2$ . The relative size of  $R_1$  and  $R_2$  to the signal impedance of the source affects the gain error.

$$R_1 = R_2 = 10\text{k}\Omega$$

- Calculate the gain required for the circuit.

$$G = \frac{V_{oMax} - V_{oMin}}{V_{idiffMax} - V_{idiffMin}} = \frac{2.5\text{V} - (-2.5\text{V})}{1.25\text{V} - (-1.25\text{V})} = 2\text{V} = 6.02\text{dB}$$

- Calculate the values for  $R_3$  and  $R_4$ .

$$G = 2\text{V} = \frac{R_3}{R_1} \rightarrow 2 \times R_1 = R_3 = R_4 = 20\text{k}\Omega$$

- Calculate resistor tolerance to meet the minimum common-mode rejection ratio (CMRR). For minimum (worst-case) CMRR,  $\alpha = 4$ . For a more probable, or typical value of CMRR,  $\alpha = 0.33$ .

$$\text{CMRR}_{\text{dB}} \cong 20\log_{10}\left(\frac{1+G}{\alpha \times \varepsilon}\right)$$


$$\varepsilon = \frac{1+G}{\alpha \times 10\left(\frac{\text{CMRR}_{\text{dB}}}{20}\right)} = \frac{3}{4 \times 10\left(\frac{50}{20}\right)} = 0.024 = 0.24\% \rightarrow \text{Use } 0.1\% \text{ resistors}$$

- For quick reference, the following table compares resistor tolerance to minimum and typical CMRR values assuming  $G = 1$  or  $G = 2$ . As shown above, as gain increases so does CMRR.


Tolerance	G=1 Minimum (dB)	G=1 Typical (dB)	G=2 Minimum (dB)	G=2 Typical (dB)
0.01%=0.0001	74	95.6	77.5	99.2
0.1%=0.001	54	75.6	57.5	79.2
0.5%=0.005	40	61.6	43.5	65.2
1%=0.01	34	55.6	37.5	59.2
5%=0.05	20	41.6	23.5	45.2

## Design Simulations

### DC Simulation Results



### CMRR Simulation Results



## Design References

See [Analog Engineer's Circuit Cookbooks](#) for TI's comprehensive circuit library.

See circuit SPICE simulation file [SBOC495](#).

For more information on many op amp topics including common-mode range, output swing, bandwidth, and how to drive an ADC please visit [TI Precision Labs](#). For more information on difference amplifier CMRR, please read [Overlooking the obvious: the input impedance of a difference amplifier](#).

## Design Featured Op Amp

TLV6001	
$V_{SS}$	1.8 V to 5.5 V
$V_{inCM}$	Rail-to-rail
$V_{out}$	Rail-to-rail
$V_{os}$	750 $\mu$ V
$I_q$	75 $\mu$ A
$I_b$	1 pA
UGBW	1 MHz
SR	0.5 V/ $\mu$ s
#Channels	1, 2, and 4
<a href="#">TLV6001</a>	

## Design Alternate Op Amp

OPA320	
$V_{SS}$	1.8 V to 5.5 V
$V_{inCM}$	Rail-to-rail
$V_{out}$	Rail-to-rail
$V_{os}$	40 $\mu$ V
$I_q$	1.5 mA
$I_b$	0.2 pA
UGBW	20 MHz
SR	10 V/ $\mu$ s
#Channels	1 and 2
<a href="#">OPA320</a>	

## Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from February 22, 2018 to January 31, 2019	Page
• Downscale title. Added link to circuit cookbook landing page.....	1

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated