



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PMP40871	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Top Overlay	TID #: N/A		
PLOT NAME = Top Overlay	GENERATED : 2/9/2021	3:50:03 PM	TEXAS INSTRUMENTS




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PMP40871	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Top Solder	TID #: N/A		
PLOT NAME = Top Solder Mask	GENERATED : 2/9/2021	3:50:05 PM	TEXAS INSTRUMENTS




Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	Top Layer	Copper	2.80mil		
4	Dielectric1		30.00mil	4.2	
5	Bottom Layer	Copper	2.80mil		
6	Bottom Solder	Solder Resist	0.40mil	3.5	

ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PMP40871	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Top Layer	TID #: N/A		
PLOT NAME = Top Layer	GENERATED : 2/9/2021	3:50:06 PM	TEXAS INSTRUMENTS




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PMP40871	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Bottom Layer	TID #: N/A		
PLOT NAME = Bottom Layer	GENERATED : 2/9/2021	3:50:08 PM	TEXAS INSTRUMENTS




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PMP40871	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Bottom Solder	TID #: N/A		
PLOT NAME = Bottom Solder Mask	GENERATED : 2/9/2021 3:50:09 PM	TEXAS INSTRUMENTS	

Symbol	Quantity	Finished Hole Size	Plated	Hole Type	Drill Layer Pair	Hole Tolerance
V	10	1.8750 (Ø.200mm)	PTH	Round	Top Layer - Bottom Layer	
O	3	10.0000 (Ø.254mm)	PTH	Round	Top Layer - Bottom Layer	
●	6	10.0000 (Ø.254mm)	PTH	Round	Top Layer - Bottom Layer	
⊗	7	20.0000 (Ø.508mm)	PTH	Round	Top Layer - Bottom Layer	
□	10	20.0000 (Ø.508mm)	PTH	Round	Top Layer - Bottom Layer	
10 Lead						



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PMP40871	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Drill Drawing	TID #: N/A		
PLOT NAME = Drill Drawing	GENERATED : 2/9/2021	3:50:13 PM	TEXAS INSTRUMENTS



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PMP40871	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = M2 Board Dimensions	TID #: N/A		
PLOT NAME = Board Dimensions	GENERATED : 2/9/2021	3:50:14 PM	TEXAS INSTRUMENTS

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated