Home Clocks & timing Clock jitter cleaners
Home
Clocks & timing
Clock jitter cleaners

CDCE813-Q1

ACTIVE

Programmable 1-PLL clock synthesizer and jitter cleaner with 2.5-V and 3.3-V outputs

Order now
Data sheet

CDCE813-Q1

ACTIVE
Data sheet Order now

Product details

Function Single-loop PLL Number of outputs 3 RMS jitter (fs) 50000 Output frequency (min) (MHz) 0.07 Output frequency (max) (MHz) 230 Input type LVCMOS (REF_CLK) Output type LVCMOS Supply voltage (min) (V) 1.7 Supply voltage (max) (V) 3.6 Features Integrated EEPROM Rating Automotive Operating temperature range (°C) -40 to 105 Number of input channels 1
Function Single-loop PLL Number of outputs 3 RMS jitter (fs) 50000 Output frequency (min) (MHz) 0.07 Output frequency (max) (MHz) 230 Input type LVCMOS (REF_CLK) Output type LVCMOS Supply voltage (min) (V) 1.7 Supply voltage (max) (V) 3.6 Features Integrated EEPROM Rating Automotive Operating temperature range (°C) -40 to 105 Number of input channels 1
TSSOP (PW) 14 32 mm² 5 x 6.4
  • Qualified for automotive applications
  • AEC-Q100 qualified with the following results:
    • Device temperature grade 2: –40°C to 105°C ambient operating temperature range
    • Device HBM ESD classification level H2
    • Device CDM ESD classification level C6
  • In-system programmability and EEPROM
    • Serial programmable volatile register
    • Nonvolatile EEPROM to store customer settings
  • Flexible input clocking concept
    • External crystal: 8MHz to 32MHz
    • Single-ended LVCMOS up to 160MHz
  • Free selectable output frequency up to 230 MHz
  • Low-noise PLL core
    • PLL loop filter components integrated
    • Low period jitter (typical 50ps)
  • 1.8V device power supply (core voltage)
  • Separate output supply pins: 3.3V and 2.5V
  • Flexible clock driver
    • Three user-definable control inputs [S0, S1, S2], for example, SSC selection, frequency switching, output enable, or power down
    • Generates highly accurate clocks for video, audio, USB, IEEE1394, RFID, Bluetooth, WLAN, Ethernet, and GPS
    • Generates common clock frequencies used with TI- DaVinci™, OMAP™, DSPs
    • Programmable SSC modulation
    • Enables 0PPM clock generation
  • Packaged in TSSOP
  • Development and programming kit for easy PLL design and programming (TI ClockPro™ programming software)
  • Qualified for automotive applications
  • AEC-Q100 qualified with the following results:
    • Device temperature grade 2: –40°C to 105°C ambient operating temperature range
    • Device HBM ESD classification level H2
    • Device CDM ESD classification level C6
  • In-system programmability and EEPROM
    • Serial programmable volatile register
    • Nonvolatile EEPROM to store customer settings
  • Flexible input clocking concept
    • External crystal: 8MHz to 32MHz
    • Single-ended LVCMOS up to 160MHz
  • Free selectable output frequency up to 230 MHz
  • Low-noise PLL core
    • PLL loop filter components integrated
    • Low period jitter (typical 50ps)
  • 1.8V device power supply (core voltage)
  • Separate output supply pins: 3.3V and 2.5V
  • Flexible clock driver
    • Three user-definable control inputs [S0, S1, S2], for example, SSC selection, frequency switching, output enable, or power down
    • Generates highly accurate clocks for video, audio, USB, IEEE1394, RFID, Bluetooth, WLAN, Ethernet, and GPS
    • Generates common clock frequencies used with TI- DaVinci™, OMAP™, DSPs
    • Programmable SSC modulation
    • Enables 0PPM clock generation
  • Packaged in TSSOP
  • Development and programming kit for easy PLL design and programming (TI ClockPro™ programming software)

The CDCE813-Q1 device is a modular Phase-locked-loop-based (PLL), low-cost, high-performance, programmable clock synthesizers. They generate up to three output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230MHz, using the integrated configurable PLL.

The CDCE813-Q1 has separate output supply pins, VDDOUT, providing 2.5V to 3.3V.

The input accepts an external crystal or LVCMOS clock signal. A selectable on-chip VCXO allows synchronization of the output frequency to an external control signal.

The PLL supports SSC (spread-spectrum clocking) for better electromagnetic interference (EMI) performance.

The device supports nonvolatile EEPROM programming for easy customization of the device to the application. All device settings are programmable through the I2C bus, a 2-wire serial interface.

The CDCE813-Q1 operates in a 1.8V core environment as well as eliminating the need for additional, independent XTAL oscillators which reduces component count and board size. The device operates in a temperature range of –40°C to 105°C.

The CDCE813-Q1 device is a modular Phase-locked-loop-based (PLL), low-cost, high-performance, programmable clock synthesizers. They generate up to three output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230MHz, using the integrated configurable PLL.

The CDCE813-Q1 has separate output supply pins, VDDOUT, providing 2.5V to 3.3V.

The input accepts an external crystal or LVCMOS clock signal. A selectable on-chip VCXO allows synchronization of the output frequency to an external control signal.

The PLL supports SSC (spread-spectrum clocking) for better electromagnetic interference (EMI) performance.

The device supports nonvolatile EEPROM programming for easy customization of the device to the application. All device settings are programmable through the I2C bus, a 2-wire serial interface.

The CDCE813-Q1 operates in a 1.8V core environment as well as eliminating the need for additional, independent XTAL oscillators which reduces component count and board size. The device operates in a temperature range of –40°C to 105°C.
filter Find other Clock jitter cleaners
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet CDCE813-Q1 Programmable 1-PLL Clock Synthesizer and Jitter Cleaner With 2.5V and 3.3V Outputs datasheet (Rev. D) PDF | HTML 08 Feb 2024

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

CDCE813 IBIS Model

SNAM227.ZIP (27 KB) - IBIS Model
Download
Design tool

CLOCK-TREE-ARCHITECT — Clock tree architect programming software

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.
Design now
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Package Pins CAD symbols, footprints & 3D models
TSSOP (PW) 14 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos