Home Clocks & timing Oscillators
Home
Clocks & timing
Oscillators

LMK60E2-156M

ACTIVE

156.25-MHz, LVPECL, ±50 ppm, high-performance, low-jitter oscillator

Order now
Data sheet

A newer version of this product is available

open-in-new Compare alternates
This product continues to be available for existing customers. New designs should consider an alternate product.
Same functionality with different pin-out to the compared device
LMK6P ACTIVE Low-jitter, high-performance, bulk-acoustic-wave (BAW) fixed-frequency LVPECL oscillator Small package, improved performance, fixed-frequency LVPECL oscillator with BAW technology

LMK60E2-156M

ACTIVE
Data sheet Order now

Product details

Features Fixed frequency Output frequency (MHz) 156.25 Output type LVPECL Stability (ppm) 50 Supply voltage (V) 3.3 Jitter (ps) 0.15 Operating temperature range (°C) -40 to 85 Rating Catalog
Features Fixed frequency Output frequency (MHz) 156.25 Output type LVPECL Stability (ppm) 50 Supply voltage (V) 3.3 Jitter (ps) 0.15 Operating temperature range (°C) -40 to 85 Rating Catalog
QFM (SIA) 6 35 mm² 7 x 5
  • Low Noise, High Performance
    • Jitter: 150 fs RMS Typical Fout > 100 MHz
    • PSRR: –60 dBc, Robust Supply Noise Immunity
  • Supported Output Format
    • LVPECL, LVDS and HCSL up to 400 MHz
  • Total Frequency Tolerance of ±50 ppm (LMK60X2) and ±25 ppm (LMK60X0)
  • 3.3-V Operating Voltage
  • Industrial Temperature Range (–40ºC to +85ºC)
  • 7-mm × 5-mm 6-pin Package That is Pin-Compatible With Industry Standard 7050 XO Package
  • Low Noise, High Performance
    • Jitter: 150 fs RMS Typical Fout > 100 MHz
    • PSRR: –60 dBc, Robust Supply Noise Immunity
  • Supported Output Format
    • LVPECL, LVDS and HCSL up to 400 MHz
  • Total Frequency Tolerance of ±50 ppm (LMK60X2) and ±25 ppm (LMK60X0)
  • 3.3-V Operating Voltage
  • Industrial Temperature Range (–40ºC to +85ºC)
  • 7-mm × 5-mm 6-pin Package That is Pin-Compatible With Industry Standard 7050 XO Package

The LMK60EX is a family of low jitter oscillators that generate a commonly used reference clock. The device is pre-programmed in factory to support any reference clock frequency; supported output formats are LVPECL, LVDS, and HCSL up to 400 MHz. Internal power conditioning provide excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The device operates from a single 3.3-V ±5% supply.

The LMK60EX is a family of low jitter oscillators that generate a commonly used reference clock. The device is pre-programmed in factory to support any reference clock frequency; supported output formats are LVPECL, LVDS, and HCSL up to 400 MHz. Internal power conditioning provide excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The device operates from a single 3.3-V ±5% supply.

filter Find other Oscillators
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet LMK60XX High Performance Low Jitter Oscillator datasheet (Rev. C) PDF | HTML 30 Nov 2017
EVM User's guide LMK60XXEVM, LMK62XXEVM User's Guide (Rev. A) 09 Feb 2017

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

LMK60E2-156M25EVM — LMK60xx Low-Jitter Single-Output Fixed Frequency Oscillator Evaluation Module

This Evaluation Module is for the LMK60xx which outputs a clock at a predesignated frequency (156.25 MHz) and with a pre-determined output configuration (LVPECL). No user adjustments are allowed or possible.
User guide: PDF
Not available on TI.com
Simulation model

LMK62XX IBIS Model

SNAM201.ZIP (24 KB) - IBIS Model
Download
Design tool

CLOCK-TREE-ARCHITECT — Clock tree architect programming software

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.
Design now
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Package Pins CAD symbols, footprints & 3D models
QFM (SIA) 6 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos