Home Logic & voltage translation Logic gates NAND gates
Home
Logic & voltage translation
Logic gates
NAND gates

SN74HC132-Q1

ACTIVE

Automotive 4-ch, 4-input, 2-V to 6-V 5.2 mA drive strength NAND gate with Schmitt-Trigger inputs

Order now
Data sheet

SN74HC132-Q1

ACTIVE
Data sheet Order now

Product details

Technology family HC Supply voltage (min) (V) 2 Supply voltage (max) (V) 6 Number of channels 4 Inputs per channel 4 IOL (max) (mA) 5.2 IOH (max) (mA) -5.2 Input type Schmitt-Trigger Output type Push-Pull Features High speed (tpd 10- 50ns) Data rate (max) (Mbps) 28 Rating Automotive Operating temperature range (°C) -40 to 125
Technology family HC Supply voltage (min) (V) 2 Supply voltage (max) (V) 6 Number of channels 4 Inputs per channel 4 IOL (max) (mA) 5.2 IOH (max) (mA) -5.2 Input type Schmitt-Trigger Output type Push-Pull Features High speed (tpd 10- 50ns) Data rate (max) (Mbps) 28 Rating Automotive Operating temperature range (°C) -40 to 125
SOIC (D) 14 51.9 mm² 8.65 x 6 TSSOP (PW) 14 32 mm² 5 x 6.4
  • AEC-Q100 Qualified for automotive applications:
    • Device temperature grade 1:
      –40°C to +125°C, TA
  • Schmitt-trigger inputs allow for slow or noisy input signals
  • Positive and negative input clamp diodes
  • Wide operating voltage range: 2 V to 6 V
  • Supports fanout up to 10 LSTTL loads
  • Significant power reduction compared to LSTTL logic ICs
  • AEC-Q100 Qualified for automotive applications:
    • Device temperature grade 1:
      –40°C to +125°C, TA
  • Schmitt-trigger inputs allow for slow or noisy input signals
  • Positive and negative input clamp diodes
  • Wide operating voltage range: 2 V to 6 V
  • Supports fanout up to 10 LSTTL loads
  • Significant power reduction compared to LSTTL logic ICs

This device contains four independent 2-input NAND gates with Schmitt-trigger inputs. Each gate performs the Boolean function Y = A ● B in positive logic.

This device contains four independent 2-input NAND gates with Schmitt-trigger inputs. Each gate performs the Boolean function Y = A ● B in positive logic.
filter Find other NAND gates
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 15
Type Title Date
* Data sheet SN74HC132-Q1 Automotive Quadruple 2-Input NAND Gates with Schmitt-Trigger Inputs datasheet (Rev. B) PDF | HTML 14 Apr 2020
Application note Implications of Slow or Floating CMOS Inputs (Rev. E) 26 Jul 2021
Selection guide Logic Guide (Rev. AB) 12 Jun 2017
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 02 Dec 2015
More literature Automotive Logic Devices Brochure 27 Aug 2014
User guide LOGIC Pocket Data Book (Rev. B) 16 Jan 2007
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 08 Jul 2004
User guide Signal Switch Data Book (Rev. A) 14 Nov 2003
Application note TI IBIS File Creation, Validation, and Distribution Processes 29 Aug 2002
Application note CMOS Power Consumption and CPD Calculation (Rev. B) 01 Jun 1997
Application note Designing With Logic (Rev. C) 01 Jun 1997
Application note Input and Output Characteristics of Digital Integrated Circuits 01 Oct 1996
Application note Live Insertion 01 Oct 1996
Application note SN54/74HCT CMOS Logic Family Applications and Restrictions 01 May 1996
Application note Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc 01 Apr 1996

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Not available on TI.com
Simulation model

SN74HC132 Behavioral SPICE Model

SCLM223.ZIP (7 KB) - PSpice Model
Download
Package Pins CAD symbols, footprints & 3D models
SOIC (D) 14 Ultra Librarian
TSSOP (PW) 14 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos