Home Interface RS-485 & RS-422 transceivers
Home
Interface
RS-485 & RS-422 transceivers

SN75HVD12

ACTIVE

3.3-V differential transceiver

Order now
Data sheet

SN75HVD12

ACTIVE
Data sheet Order now

Product details

Number of receivers 1 Number of transmitters 1 Duplex Half Supply voltage (nom) (V) 3.3 Signaling rate (max) (Mbps) 1 Fault protection (V) -9 to 14 Common-mode range (V) -7 to 12 Number of nodes 256 Isolated No Supply current (max) (µA) 15500 Rating Catalog Operating temperature range (°C) 0 to 70
Number of receivers 1 Number of transmitters 1 Duplex Half Supply voltage (nom) (V) 3.3 Signaling rate (max) (Mbps) 1 Fault protection (V) -9 to 14 Common-mode range (V) -7 to 12 Number of nodes 256 Isolated No Supply current (max) (µA) 15500 Rating Catalog Operating temperature range (°C) 0 to 70
PDIP (P) 8 92.5083 mm² 9.81 x 9.43 SOIC (D) 8 29.4 mm² 4.9 x 6
  • Operates with a 3.3-V supply
  • Bus-pin ESD protection exceeds 16-kV HBM
  • 1/8 Unit-load option available (up to 256 nodes on the bus)
  • Optional driver output transition times for signaling rates (1)of 1 Mbps, 10 Mbps, and 32 Mbps
  • Meets or exceeds the requirements of ANSI TIA/EIA-485-A
  • Bus-pin short-circuit protection from –7 V to 12 V
  • Low-current standby mode: 1 µA, typical
  • Open-circuit, idle-bus, and shorted-bus fail-safe receiver
  • Thermal shutdown protection
  • Glitch-free power-up and power-down protection for hot-plugging applications
  • SN75176 footprint

(1)The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).
  • Operates with a 3.3-V supply
  • Bus-pin ESD protection exceeds 16-kV HBM
  • 1/8 Unit-load option available (up to 256 nodes on the bus)
  • Optional driver output transition times for signaling rates (1)of 1 Mbps, 10 Mbps, and 32 Mbps
  • Meets or exceeds the requirements of ANSI TIA/EIA-485-A
  • Bus-pin short-circuit protection from –7 V to 12 V
  • Low-current standby mode: 1 µA, typical
  • Open-circuit, idle-bus, and shorted-bus fail-safe receiver
  • Thermal shutdown protection
  • Glitch-free power-up and power-down protection for hot-plugging applications
  • SN75176 footprint

(1)The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

The SN65HVD10, SN75HVD10, SN65HVD11, SN75HVD11, SN65HVD12, and SN75HVD12 bus transceivers all combine a 3-state differential line driver, as well as a differential input line receiver that operates with a single 3.3-V power supply. They are designed for balanced transmission lines and meet or exceed ANSI standard TIA/EIA-485-A and ISO 8482:1993. These differential bus transceivers are monolithic integrated circuits, designed for bidirectional data communication on multipoint bus-transmission lines. The drivers and receivers have active-high and active-low enables, that can be externally connected together to function as direction control. Very low device standby supply current, can be achieved by disabling the driver and the receiver.

The driver differential outputs and receiver differential inputs connect internally to form a differential input/output (I/O) bus port, that is designed to offer minimum loading to the bus whenever the driver is disabled or VCC = 0. These parts feature wide positive and negative common-mode voltage ranges, making them suitable for party-line applications.

The SN65HVD10, SN75HVD10, SN65HVD11, SN75HVD11, SN65HVD12, and SN75HVD12 bus transceivers all combine a 3-state differential line driver, as well as a differential input line receiver that operates with a single 3.3-V power supply. They are designed for balanced transmission lines and meet or exceed ANSI standard TIA/EIA-485-A and ISO 8482:1993. These differential bus transceivers are monolithic integrated circuits, designed for bidirectional data communication on multipoint bus-transmission lines. The drivers and receivers have active-high and active-low enables, that can be externally connected together to function as direction control. Very low device standby supply current, can be achieved by disabling the driver and the receiver.

The driver differential outputs and receiver differential inputs connect internally to form a differential input/output (I/O) bus port, that is designed to offer minimum loading to the bus whenever the driver is disabled or VCC = 0. These parts feature wide positive and negative common-mode voltage ranges, making them suitable for party-line applications.
filter Find other RS-485 & RS-422 transceivers
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device
THVD1410 ACTIVE 3.3-V to 5-V RS-485 transceiver with ±18-kV IEC ESD protection Pin-to-pin device that offers integrated IEC ESD protection (18-kV contact discharge), IEC EFT (4-kV noise immunity), and extended common voltage range
THVD1450 ACTIVE 3.3-V to 5-V RS-485 transceiver with ±18-kV IEC ESD protection Pin-to-pin device that offers integrated IEC ESD protection (18-kV contact discharge), IEC EFT (4-kV noise immunity), and extended common voltage range
THVD2450 ACTIVE ±70-V fault-protected 3.3-V to 5-V RS-485 transceiver with IEC ESD Pin-to-pin device that offers integrated ±70-V fault-protection, IEC ESD protection (12-kV contact discharge), IEC EFT (4-kV noise immunity), and extended comm

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet SNx5HVD1x 3.3-V RS-485 Transceivers datasheet (Rev. P) PDF | HTML 16 Feb 2022

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

SN65HVD12, SN75HVD12 IBIS Model (Rev. C)

SLLC116C.ZIP (23 KB) - IBIS Model
Download
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
View Options
Package Pins CAD symbols, footprints & 3D models
PDIP (P) 8 Ultra Librarian
SOIC (D) 8 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos