Setting LALIGNED to 0 results in the LVDS output buses being staggered in time. Staggering the output buses causes an LVDS output switching event to occur at each sampling instance and may result in better spurious performance than what is described in the Section 6.4.5.2 section. Table 6-11 provides links to the timing diagrams for staggered output mode.