ZHCSCA6B April 2014 – October 2020 ADS4245-EP
PRODUCTION DATA
The functions controlled by each parallel terminal are described in Table 7-6, Table 7-7, and Table 7-8. A simple way of configuring the parallel terminals is shown in Figure 7-8.
VOLTAGE APPLIED ON SCLK | DESCRIPTION |
---|---|
Low | Low-speed mode is disabled |
High | Low-speed mode is enabled(1) |
VOLTAGE APPLIED ON SEN | DESCRIPTION |
---|---|
0 (+50mV/0mV) | Twos complement and parallel CMOS output |
(3/8) AVDD (±50mV) | Offset binary and parallel CMOS output |
(5/8) 2AVDD (±50mV) | Offset binary and DDR LVDS output |
AVDD (0mV/–50mV) | Twos complement and DDR LVDS output |
CTRL1 | CTRL2 | CTRL3 | DESCRIPTION |
---|---|---|---|
Low | Low | Low | Normal operation |
Low | Low | High | Not available |
Low | High | Low | Not available |
Low | High | High | Not available |
High | Low | Low | Global power-down |
High | Low | High | Channel A standby, channel B is active |
High | High | Low | Not available |
High | High | High | MUX mode of operation, channel A and B data are multiplexed and output on the DB[13:0] terminals. |