ZHCSDS3C May 2015 – April 2018 ADS52J90
PRODUCTION DATA.
LEGEND: R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
15 | PAT_PRBS_LVDS1 | R/W | 0h | When the PAT_SELECT_IND bit (register 4, bit 8) is set to 1, the PRBS pattern on LVDS output 1 can be enabled with this bit; see the LVDS Test Pattern Mode section for further details. |
14 | PAT_PRBS_LVDS2 | R/W | 0h | When the PAT_SELECT_IND bit (register 4, bit 8) is set to 1, the PRBS pattern on LVDS output 2 can be enabled with this bit; see the LVDS Test Pattern Mode section for further details. |
13 | PAT_PRBS_LVDS3 | R/W | 0h | When the PAT_SELECT_IND bit (register 4, bit 8) is set to 1, the PRBS pattern on LVDS output 3 can be enabled with this bit; see the LVDS Test Pattern Mode section for further details. |
12 | PAT_PRBS_LVDS4 | R/W | 0h | When the PAT_SELECT_IND bit (register 4, bit 8) is set to 1, the PRBS pattern on LVDS output 4 can be enabled with this bit; see the LVDS Test Pattern Mode section for further details. |
11-9 | PAT_LVDS1 | R/W | 0h | When the PAT_SELECT_IND bit (register 4, bit 8) is set to 1, the pattern on LVDS output 1 can be programmed with these bits; see Table 33 for bit descriptions. |
8-6 | PAT_LVDS2 | R/W | 0h | When the PAT_SELECT_IND bit (register 4, bit 8) is set to 1, the pattern on LVDS output 2 can be programmed with these bits; see Table 33 for bit descriptions. |
5 | HPF_ROUND_EN_CH1-8 | R/W | 0h | 0 = Rounding in the ADC HPF is disabled for channel 1 to 8. HPF output is truncated to be mapped to the ADC resolution bits.
1 = HPF output of channel 1 to 8 is mapped to the ADC resolution bits by the round-off operation. |
4-1 | HPF_CORNER_ADC1-4 | R/W | 0h | When the DIG_HPF_EN_ADC1-4 bit is set to 1, the digital HPF characteristic for the corresponding ADCs can be programmed by setting the value of k with these bits.
The value of k can be from 2 to 10 (0010b to 1010b); see the Digital HPF section for further details. |
0 | DIG_HPF_EN_ADC1-4 | R/W | 0h | 0 = Digital HPF disabled for ADCs 1 to 4 (default)
1 = Enables digital HPF for ADCs 1 to 4 |