The data sheet provides a timing analysis as measured at the device pin. For an output timing analysis, the tester pin electronics and its transmission line effects must be considered. Figure 6-7 shows an equivalent test load circuit for the output under test. Timing reference loads are not intended as a precise representation of any particular system environment or depiction of the actual load presented by a production test. TI suggests that system designers use IBIS or other simulation tools to correlate the timing reference load to a system environment. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.