ZHCSH08 October 2017 MSP432E411Y
PRODUCTION DATA.
NO. | PARAMETER | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
L1 | tCYC | Internal MCLK cycle time | 50 | ns | ||
L2 | tCYCH | Internal MCLK pulse duration high | 25 | ns | ||
L3 | tCYCL | Internal MCLK pulse duration low | 25 | ns | ||
L4 | tDLYVAL | Delay time from internal MCLK high to LCDDATA[15:0] valid (write) | 11.6 | ns | ||
L5 | tDLYINV | Delay time from internal MCLK high to LCDDATA[15:0] invalid (write) | 4.0 | ns | ||
L6 | tDLYHAC | Delay time, internal MCLK high to LCDAC | 11.19 | ns | ||
L7 | tTRANAC | LCDAC transition time | 5.9 | ns | ||
L8 | tDLYFP | Delay time from internal MCLK high to LCDFP | 10.5 | ns | ||
L9 | tTRANFP | LCDFP transition time | 5.9 | ns | ||
L10 | tDLYLP | Delay time internal MCLK high to LCDLP | 11.0 | ns | ||
L11 | tTRANLP | LCDLP transition time | 5.9 | ns | ||
L12 | tDLYCP | Delay time of internal MCLK to LCDCP | 8.4 | ns | ||
L13 | tTRANCP | LCDCP transition time | 5.9 | ns | ||
L14 | tDLYDZ | Delay time from internal MCLK high to LCDDATA[15:0] Hi-Z (read cycle) | 11.7 | ns | ||
L15 | tDLYDD | Delay time from internal MCLK high to LCDDATA[15:0] active (read cycle) | 11.0 | ns | ||
L19 | tTRANMCLK | Internal MCLK transition time | 5.9 | ns | ||
L20 | tTRANPKT | LCDDATA transition time from one data packet to next | 5.9 | ns |
Table 5-57 lists the timing requirements for LCDDATA in LIDD mode.