ZHCSH08 October 2017 MSP432E411Y
PRODUCTION DATA.
Motorola 6800 mode can be configured to perform asynchronous operations or synchronous operations. When configured in asynchronous mode, LCDMCLK is not required, so it performs the CS1 function. When configured in synchronous mode, MCLK is available externally through the signal LCDMCLK. In asynchronous mode, the internal MCLK shown represents the internal clock that sequences the other signals. All parameter values associated with the following figures can be found in Table 5-56 and Table 5-57.
NOTE
In asynchronous Motorola 6800 mode, LCDCP functions as the read and write strobe.
NOTE
The acronyms WRSU, WRDUR, WRHOLD, GAP, RDHOLD, RDSU, and RDDUR in Figure 5-52, Figure 5-53, and Figure 5-54 correspond to the bit fields of the LIDDCS0CFG register described in Section 5.15.16.1.