4 Revision History
Changes from Revision B (March 2017) to Revision C (October 2020)
- 注：采用 MicroStar Jr. BGA 封装的器件采用层压 nFBGA 封装进行了重新设计。这种 nFBGA 封装提供了类似于数据表中的电气性能。该封装占用空间也类似于 MicroStar Jr. BGA。将在整个数据表中更新全新封装标识符来代替已停止使用的封装标识符。Go
- 将 u*jr ZQE 更改为 nFBGA ZXHGo
- Changed u*jr ZQE to nFBGA ZXHGo
- Changed u*jr ZQE to nFBGA ZXH. Updated thermal
information.Go
Changes from Revision A (November 2015) to Revision B (March 2017)
- 删除了数据表中的 SN65DSI96 器件型号Go
- 删除了特性“自适应内容管理和背光 PWM 控制...”Go
- 添加了特性：I2C 可配置Go
- 更新了应用 列表Go
- 更换了简单方框图Go
- Changed SN65DSIx6 To: SN65DSI86 throughout the data sheetGo
- Deleted pagraph "For the SN65DSI96, the brightness is controlled.." from the Pulse Width Modulation (PWM) sectionGo
- Deleted the PWM Backlight Selection Options table Go
- Deleted the Assertive Display (SN65DSI96 Only)
sectionGo
- Deleted step: "Configure Assertive Display Core. (For SN65DSI96 only)" from the Power-Up Sequence sectionGo
- Deleted step: "For SN65DSI96, disable Assertive Display core by clearing the ADEN bit." from the Power Down Sequence sectionGo
- Changed Figure 8-11
Go
- Deleted SN65DSI96 from address 0x00 through 0x07 of Table 8-19
Go
- Deleted address 0x3F from the Table 8-22
Go
- Deleted "This register is also used for SN65DSI96 when OPTION_SELECT is not equal to zero." from address 0xA3 in Table 8-27
Go
- Deleted "This register is also used for SN65DSI96 when OPTION_SELECT is not equal to zero." from address 0xA4 in Table 8-27
Go
- Changed 0xE6 Bits 7, 6, and 4 to Reserved in Table 8-30
Go
- Changed 0xE8 Bits 7 to Reserved in Table 8-30
Go
- Changed 0xF5 Bits 7, 6, and 4 to Reserved in Table 8-31
Go
- Changed 0xF7 Bits 7 to Reserved in Table 8-31
Go
- Deleted options 001 to 110 for 0xFF Bit 2:0 in Table 8-32
Go
Changes from Revision * (September 2013) to Revision A (November 2015)
- 添加了引脚配置和功能 部分、ESD 等级 表、特性说明 部分、器件功能模式、应用和实施 部分、电源相关建议 部分、布局 部分、器件和文档支持 部分以及机械、封装和可订购信息 部分Go
- Changed RθJC(top) MIN value in Thermal Information table from 32.9 to 32.1Go
- Added RθJA parameter to Thermal Information tableGo
- Changed Description for ADDRESS 0x5A BIT(S) 1:0 from 'Reserved' to 'ASSR_CONTROL' with Bit assignments of 00, 01, 10, and 11 in Table 8-23.Go
- Added Table 8-33 in Standard CFR Registers Go