米6体育平台手机版

ZHCSIL2C July 2018 – March 2022 UCC24624

PRODUCTION DATA

封装选项

机械数据 (封装 | 引脚)

D|8
- MSOI002K

散热焊盘机械数据 (封装 | 引脚)

订购信息

7.5 Electrical Characteristics

At V_VDD = 12 VDC, C_VG1 = C_VG2 = 0 pF, C_REG = 2.2 µF V_VD1 = V_VD2 = 0 V, –40°C ≤ T_J = T_A ≤ +125°C, all voltages are with respect to PGND, and currents are positive into and negative out of the specified terminal, unless otherwise noted. Typical values are at T_J = +25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BIAS SUPPLY
IVDD_START	VDD current, REG under voltage	V_VDD = 4 V, V_VD1 = V_VD2 = 0 V	5	150	275	µA
IVDD_RUN	VDD current, run	V_VDD = 12 V	0.77	1.1	1.5	mA
IVDD_RUN	VDD current, run	V_VDD = 5 V	0.7	1	1.5	mA
IVDD_STBY	VDD current, standby mode	V_VDD = 12 V, 25℃	110	180	200	µA
IVDD_STBY	VDD current, standby mode	V_VDD = 5 V, 25℃	100	180	200	µA
VDD_CLAMP	VDD clamp voltage	I_VDD = 15 mA	24.75	27.5	29.5	V
UNDER VOLTAGE LOCKOUT (UVLO)
VREG_ON	REG turn-on threshold		4.1	4.5	4.8	V
VREG_OFF	REG turn-off threshold		3.63	4	4.25	V
VREG_HYST	REG UVLO hysteresis	VREG_HYST = VREG_ON – VREG_OFF	0.450	0.500	0.555	V
MOSFET VOLTAGE SENSING
V_THVGON	SR turn-on threshold	V_VD1, or V_VD2 falling	–435	–265	–160	mV
V_THVGOFF	SR turn-off threshold	V_VD1, or V_VD2 rising	2	10.5	18	mV
I_{VS_OFFSET}	VSS pin offset current for turn-off threshold adjustment		260	330	400	µA
V_{THPGD_LO}	Low-level regulation threshold		–80	–35	0	mV
V_{THPGD_HI}	High-level regulation threshold		–165	–100	–40	mV
V_THARM	SR turn-on re-arming threshold		1.4	1.5	1.7	V
IVD_BIAS	Bias current on VD1 or VD2	V_VD1 = V_VD2 = -150 mV	–10	0	0.5	µA
GATE DRIVER
R_{VG_PU}	VG pull-up resistance		3.5	6.5	11.25	Ω
R_{VG_PD}	VG pull-down resistance		0.2	0.9	1.5	Ω
VG_HI	VG high clamp level	I_VG = 0 mA	9.95	10.9	11.68	V
VG_UV	VG output low voltage, VDD low bias	V_VDD = 4 V, I_VG = 25 mA	1	20	100	mV
VG_LO	VG output low voltage	V_{VDD =} 12 V, I_VG = 100 mA	5	100	175	mV
IVG_SOURCE	VG maximum source current⁽¹⁾		0.9	1.5	2.4	A
IVG_SINK	VG maximum sink current⁽¹⁾		2.6	4	6.7	A
REG SUPPLY
V_REG	REG pin regulation level	V_VDD = 15 V, I_{LOAD_REG} = 0 mA	9.9	11	11.9	V
V_REGLG	Load regulation on REG	V_VDD = 15 V, I_{LOAD_REG} = 0 mA to 30 mA	9	25	75	mV
V_REGDO	REG drop out on passthrough mode	V_VDD = 5 V, I_{LOAD_REG} = 0 mA to 10 mA	0.1	0.28	0.5	V
I_REGSC	REG short circuit current	V_VDD = 12 V, V_REG = 0 V	4.5	9.5	13	mA
I_REGLIM	REG current limit	V_VDD = 12 V, V_REG = 8 V	41	60	95	mA

(1) Ensured by design. Not production tested.