SLAU723A October 2017 – October 2018 MSP432E401Y , MSP432E411Y
GPIO Interrupt Clear (GPIOICR)
The GPIOICR register is the interrupt clear register. Writing a 1 to the DMAIC bit in this register clears the corresponding interrupt bit in the GPIORIS and GPIOMIS registers. For edge-detect interrupts, writing a 1 to the IC bit in the GPIOICR register clears the corresponding bit in the GPIORIS and GPIOMIS registers. If the interrupt is a level-detect, the IC bit in this register has no effect. In addition, writing a 0 to any of the bits in the GPIOICR register has no effect.
GPIOICR is shown in Figure 17-13 and described in Table 17-15.
Return to Summary Table.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R-0x0 | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
R-0x0 | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | DMAIC | ||||||
R-0x0 | W1C-0x0 | ||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
IC | |||||||
W1C-0x0 | |||||||